ATSAM3S1BA-AU Atmel, ATSAM3S1BA-AU Datasheet - Page 857

• Manufacturer Part Number: ATSAM3S1BA-AU
• Description: IC MCU 32BIT 64KB FLASH 64LQFP
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S1BA-AU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 47
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 10x10/12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• Controller Family/series: ATSAM3S
• No. Of I/o's: 47
• Ram Memory Size: 16KB
• Cpu Speed: 64MHz
• No. Of Timers: 6
• Rohs Compliant: Yes
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

36.6.2.6
Figure 36-9. Fault Protection
6500C–ATARM–8-Feb-11
fault input 0
fault input 1
fault input y
Fault Protection
Glitch
Filter
Glitch
Filter
FFIL0
FFIL1
0
1
0
1
6 inputs provide fault protection which can force any of the PWM output pair to a programmable
value. This mechanism has priority over output overriding.
The polarity level of the fault inputs are configured by the FPOL field in the
Register”
The fault inputs can be glitch filtered or not in function of the FFIL field in the PWM_FMR regis-
ter. When the filter is activated, glitches on fault inputs with a width inferior to the PWM master
clock (MCK) period are rejected.
A fault becomes active as soon as its corresponding fault input has a transition to the pro-
grammed polarity level. If the corresponding bit FMOD is set to 0 in the PWM_FMR register, the
fault remains active as long as the fault input is at this polarity level. If the corresponding FMOD
bit is set to 1, the fault remains active until the fault input is not at this polarity level anymore and
until it is cleared by writing the corresponding bit FCLR in the
(PWM_FSCR). By reading the
current level of the fault inputs by means of the field FIV, and can know which fault is currently
active thanks to the FS field.
Each fault can be taken into account or not by the fault protection mechanism in each channel.
To be taken into account in the channel x, the fault y must be enabled by the bit FPEx[y] in the
“PWM Fault Protection Enable Registers” (PWM_FPE1). However the synchronous channels
(see
of the channel 0 (bits FPE0[y]).
The fault protection on a channel is triggered when this channel is enabled and when any one of
the faults that are enabled for this channel is active. It can be triggered even if the PWM master
clock (MCK) is not running but only by a fault input that is not glitch filtered.
When the fault protection is triggered on a channel, the fault protection mechanism forces the
channel outputs to the values defined by the fields FPVHx and FPVLx in the
tion Value Register”
forcing is made asynchronously to the channel counter.
FIV0
FIV1
Section 36.6.2.7 “Synchronous
FPOL0
FPOL1
=
=
(PWM_FMR).
FMOD0
FMOD1
Write FCLR0 at 1
Write FCLR1 at 1
(PWM_FPV) and leads to a reset of the counter of this channel. The output
SET
CLR
SET
CLR
OUT
OUT
“PWM Fault Status Register”
FMOD0
FMOD1
Channels”) do not use their own fault enable bits, but those
0
1
0
1
Fault 0 Status
FS0
Fault 1 Status
FS1
FPEx[1]
FPEx[0]
FPE0[1]
FPE0[0]
SYNCx
SYNCx
0
1
0
1
SAM3S Preliminary
(PWM_FSR), the user can read the
from fault 0
from fault 1
from fault y
“PWM Fault Clear Register”
From Output
From Output
Override
Override
FPVHx
FPVLx
OOHx
OOLx
“PWM Fault Protec-
“PWM Fault Mode
Fault protection
channel x
on PWM
1
0
0
1
PWMHx
PWMLx
857