ATSAM3S1BA-AU Atmel, ATSAM3S1BA-AU Datasheet - Page 71

• Manufacturer Part Number: ATSAM3S1BA-AU
• Description: IC MCU 32BIT 64KB FLASH 64LQFP
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S1BA-AU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 47
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 10x10/12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• Controller Family/series: ATSAM3S
• No. Of I/o's: 47
• Ram Memory Size: 16KB
• Cpu Speed: 64MHz
• No. Of Timers: 6
• Rohs Compliant: Yes
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

10.7.1
10.7.2
6500C–ATARM–8-Feb-11
Fault types
Fault escalation and hard faults
Table 10-11
tus register, and the register bit that indicates that the fault has occurred. See
Fault Status Register” on page 181
Table 10-11. Faults
1.
2.
All faults exceptions except for hard fault have configurable exception priority, see
dler Priority Registers” on page
faults, see
Fault
Bus error on a vector read
Fault escalated to a hard fault
MPU mismatch:
Bus error:
Precise data bus error
Imprecise data bus error
Attempt to access a coprocessor
Undefined instruction
Attempt to enter an invalid instruction
set state
Invalid EXC_RETURN value
Illegal unaligned load or store
Divide By 0
• an internally-detected error such as an undefined instruction or an attempt to change state
• attempting to execute an instruction from a memory region marked as Non-Executable
• an MPU fault because of a privilege violation or an attempt to access an unmanaged region.
with a BX instruction
on instruction access
on data access
during exception stacking
during exception unstacking
during exception stacking
during exception unstacking
during instruction prefetch
Occurs on an access to an XN region even if the MPU is disabled.
Attempting to use an instruction set other than the Thumb instruction set.
(2)
“System Handler Control and State Register” on page
shows the types of fault, the handler used for the fault, the corresponding fault sta-
176. Software can disable execution of the handlers for these
for more information about the fault status registers.
Handler
Hard fault
Memory
managem
ent fault
Bus fault
Usage
fault
Bit name
VECTTBL
FORCED
-
IACCVIOL
DACCVIOL
MSTKERR
MUNSKERR
-
STKERR
UNSTKERR
IBUSERR
PRECISERR
IMPRECISER
R
NOCP
UNDEFINSTR
INVSTATE
INVPC
UNALIGNED
DIVBYZERO
SAM3S Preliminary
(1)
179.
Fault status register
“Hard Fault Status
Register” on page 187
-
“Memory Management
Fault Address Register” on
page 188
-
“Bus Fault Status Register”
on page 183
“Usage Fault Status
Register” on page 185
“Configurable
“System Han-
(XN).
71