ATSAM3S1BA-AU Atmel, ATSAM3S1BA-AU Datasheet - Page 779

• Manufacturer Part Number: ATSAM3S1BA-AU
• Description: IC MCU 32BIT 64KB FLASH 64LQFP
• Manufacturer: Atmel
• Series: SAM3Sr

Specifications of ATSAM3S1BA-AU

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: I²C, MMC, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 47
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.62 V ~ 1.95 V
• Data Converters: A/D 10x10/12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 64-LQFP
• Controller Family/series: ATSAM3S
• No. Of I/o's: 47
• Ram Memory Size: 16KB
• Cpu Speed: 64MHz
• No. Of Timers: 6
• Rohs Compliant: Yes
• Processor Series: ATSAM3x
• Core: ARM Cortex M3
• 3rd Party Development Tools: JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: ATSAM3S-EK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

34.7.10
Name:
Addresses:
Access:
This register can only be written if the WPEN bit is cleared in
• TCCLKS: Clock Selection
• CLKI: Clock Invert
0 = counter is incremented on rising edge of the clock.
1 = counter is incremented on falling edge of the clock.
• BURST: Burst Signal Selection
• LDBSTOP: Counter Clock Stopped with RB Loading
0 = counter clock is not stopped when RB loading occurs.
1 = counter clock is stopped when RB loading occurs.
6500C–ATARM–8-Feb-11
LDBDIS
Value
Value
WAVE
0
1
2
3
4
5
6
7
0
1
2
3
31
23
15
–
–
7
TC Channel Mode Register: Capture Mode
Name
TIMER_CLOCK1
TIMER_CLOCK2
TIMER_CLOCK3
TIMER_CLOCK4
TIMER_CLOCK5
XC0
XC1
XC2
Name
NONE
XC0
XC1
XC2
LDBSTOP
CPCTRG
30
22
14
TC_CMRx [x=0..2] (WAVE = 0)
0x40010004 (0)[0], 0x40010044 (0)[1], 0x40010084 (0)[2], 0x40014004 (1)[0], 0x40014044 (1)[1],
0x40014084 (1)[2]
Read-write
–
–
6
Description
Clock selected: TCLK1
Clock selected: TCLK2
Clock selected: TCLK3
Clock selected: TCLK4
Clock selected: TCLK5
Clock selected: XC0
Clock selected: XC1
Clock selected: XC2
Description
The clock is not gated by an external signal.
XC0 is ANDed with the selected clock.
XC1 is ANDed with the selected clock.
XC2 is ANDed with the selected clock.
29
21
13
–
–
–
5
BURST
28
20
12
–
–
–
4
“TC Write Protect Mode Register” on page 778
CLKI
27
19
11
–
–
3
LDRB
ABETRG
26
18
10
–
2
SAM3S Preliminary
TCCLKS
25
17
–
9
1
ETRGEDG
LDRA
24
16
–
8
0
779