EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 557

no-image

EP2AGX45DF29I5N

Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX45DF29I5N

Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2AGX45DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX45DF29I5N
0
Chapter 2: Transceiver Clocking in Arria II Devices
Document Revision History
Document Revision History
Table 2–17. Document Revision History
December 2010 Altera Corporation
December 2010
July 2010
November 2009
February 2009
Date
Table 2–17
Version
3.0
2.0
1.1
1.0
lists the revision history for this chapter.
Initial release.
Updated to add Arria II GZ information.
Removed “QL” designations.
Minor text edits.
Updated Figure 2–29.
Updated Table 2–2, Table 2–3, and Table 2–4.
Updated the “Non-Bonded Channel Configurations”, “Non-Bonded Receiver
Clocking without Rate Matcher”, and “Dedicated Left PLL Cascade Lines
Network” sections.
“(QLn)” (where n = 1 or 2) was added to all “GXBn” references.
Minor text edits.
Updated figures in the document for clarity.
Added “Using the CMU PLL for Clocking User Logic in the FPGA Fabric” on
page 2–64.
Changes
Arria II Device Handbook Volume 2: Transceivers
2–67

Related parts for EP2AGX45DF29I5N