EP2AGX45DF29I5N Altera, EP2AGX45DF29I5N Datasheet - Page 421

no-image

EP2AGX45DF29I5N

Manufacturer Part Number
EP2AGX45DF29I5N
Description
IC ARRIA II GX FPGA 45K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX45DF29I5N

Number Of Logic Elements/cells
42959
Number Of Labs/clbs
1805
Total Ram Bits
3435
Number Of I /o
364
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
45125
# I/os (max)
364
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
45125
Ram Bits
3565158.4
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
Quantity:
853
Part Number:
EP2AGX45DF29I5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX45DF29I5N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX45DF29I5N
0
Chapter 1: Transceiver Architecture in Arria II Devices
Receiver Channel Datapath
Figure 1–35. Word Aligner in 10-Bit PMA-PCS Manual Alignment Mode
Figure 1–36. Manual Alignment Mode Word Aligner in 16-Bit PMA-PCS Interface Modes
December 2010 Altera Corporation
rx_enapatternalign
rx_patterndetect
rx_dataout[19:0]
rx_syncstatus
rx_clock
rx_patterndetect[1:0]
rx_enapatternalign
rx_syncstatus[1:0]
With a 16- or 20-bit width data, the word aligner starts looking for the programmed
8-bit, 16-bit, or 32-bit word alignment pattern in the received data stream as soon as
rx_digitalreset is de-asserted low. It aligns to the first word alignment pattern
received regardless of the logic level driven on the rx_enapatternalign signal. Any
word alignment pattern received thereafter in a different word boundary does not
cause the word aligner to re-align to this new word boundary. After the initial word
alignment, following de-assertion of the rx_digitalreset signal, if a word
re-alignment is required, you must use the rx_enapatternalign signal.
Figure 1–36
PMA-PCS interface mode.
rx_digitalreset
111110000
rx_dataout
n
0101111100
shows the manual alignment mode word aligner operation in 16-bit
n + 1
00
00
111110000
xxxx
n + 2
F628
10
10
n
1111001010 1000000101
11
n + 1
xxxx
n + 3
n + 2
xxxx
00
00
xxxx
n + 3
n + 4
Arria II Device Handbook Volume 2: Transceivers
111110000
F628
n + 4
10
10
xxxx
n + 5
0101111100
11
00
xxxx
1–35

Related parts for EP2AGX45DF29I5N