mcf5272 Freescale Semiconductor, Inc, mcf5272 Datasheet - Page 373

no-image

mcf5272

Manufacturer Part Number
mcf5272
Description
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
mcf5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
MOT
Quantity:
3
Part Number:
mcf5272CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVM66
0
Company:
Part Number:
mcf5272CVM66
Quantity:
6 000
Part Number:
mcf5272CVM66J
Manufacturer:
NSC
Quantity:
36
Part Number:
mcf5272CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66R2
0
Part Number:
mcf5272NF66K75N
Manufacturer:
MOTOROLA
Quantity:
2
Part Number:
mcf5272VF66
Manufacturer:
HYNIX
Quantity:
19
Part Number:
mcf5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
MOTOROLA
Table 16-8 describes UACRn fields.
16.3.10 UART Interrupt Status/Mask Registers
The UART interrupt status registers (UISRn), Figure 16-11, provide status for all potential
interrupt sources. UISRn contents are masked by UIMRn. If corresponding UISRn and
UIMRn bits are set, the internal interrupt output is asserted. If a UIMRn bit is cleared, the
state of the corresponding UISRn bit has no effect on the output.
Address
Address
Bits
7–3
2–1
0
Reset
Reset
Field
Field
R/W
R/W
Name
RTSL
IEC
(UISRn/UIMRn)
Figure 16-11. UART Interrupt Status/Mask Registers (UISRn/UIMRn)
COS
7
7
Reserved, should be cleared.
RTS level. Determines when RTS is negated by the receiver relative to the fullness of the receiver
FIFO. Note that RTS must first be manually asserted by a write to UOP0n.
00 FIFO level control disabled
01 Receiver FIFO ( 25% full
10 Receiver FIFO ( 50% full
11 Receiver FIFO ( 75% full
Receiver overrun can be prevented by using the RTS output to control the CTS input of the
transmitting device. Attempting to program a receiver and transmitter in the same channel for RTS
control is not permitted and disables RTS control for both.
Input enable control.
0 Setting the corresponding UIPCRn bit has no effect on UISRn[COS].
1 UISRn[COS] is set and an interrupt is generated when the UIPCRn[COS] is set by an external
True status is provided in the UISRn regardless of UIMRn
settings. UISRn is cleared when the UART module is reset.
Figure 16-10. UART Auxiliary Control Registers (UACRn)
transition on the CTS input (if UIMRn[COS] = 1).
MBAR + 0x114 (UISR0), 0x154 (UISR1); MBAR + 0x114 (UIMR0), 0x154 (UIMR1)
ABC
6
Table 16-8. UACRn Field Descriptions
RXFIFO
Chapter 16. UART Modules
MBAR + 0x110 (UACR0), 0x150 (UACR1)
Read only for status, write only for mask.
TXFIFO
NOTE:
0000_0000
0000_0000
Write only
Description
RXFTO
3
3
DB
2
2
RTSL
FFULL/RxRDY
Register Descriptions
1
1
TxRDY
IEC
0
0
16-13

Related parts for mcf5272