mcf5272 Freescale Semiconductor, Inc, mcf5272 Datasheet - Page 162

no-image

mcf5272

Manufacturer Part Number
mcf5272
Description
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
mcf5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
MOT
Quantity:
3
Part Number:
mcf5272CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVM66
0
Company:
Part Number:
mcf5272CVM66
Quantity:
6 000
Part Number:
mcf5272CVM66J
Manufacturer:
NSC
Quantity:
36
Part Number:
mcf5272CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66R2
0
Part Number:
mcf5272NF66K75N
Manufacturer:
MOTOROLA
Quantity:
2
Part Number:
mcf5272VF66
Manufacturer:
HYNIX
Quantity:
19
Part Number:
mcf5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
Processor Status, DDATA Definition
1
2
3
Exception Processing PST = 0xC, {PST = 0xB,DD = destination}, // stack frame
The PST/DDATA specification for the reset exception is shown below:
Exception Processing PST = 0xC,
5-40
For JMP and JSR instructions, the optional target instruction address is displayed only for those effective
address fields defining variant addressing modes. This includes the following <ea>x values: (An), (d16,An),
(d8,An,Xi), (d8,PC,Xi).
For Move Multiple instructions (MOVEM), the processor automatically generates line-sized transfers if the
operand address reaches a 0-modulo-16 boundary and there are four or more registers to be transferred. For
these line-sized transfers, the operand data is never captured nor displayed, regardless of the CSR value.
The automatic line-sized burst transfers are provided to maximize performance during these sequential
memory access operations.
During normal exception processing, the PST output is driven to a 0xC indicating the exception processing
state. The exception stack write operands, as well as the vector read and target address of the exception
handler may also be displayed.
Instruction
Table 5-22. PST/DDATA Specification for User-Mode Instructions (Continued)
wddata.w
wddata.b
wddata.l
rems.l
remu.l
subq.l
subx.l
pulse
subi.l
swap
sub.l
sub.l
tst.w
trapf
tst.b
unlk
pea
trap
scc
tst.l
rts
Operand Syntax
<ea>y,Dx:Dw
<ea>y,Dx:Dw
#imm,<ea>x
<ea>y,Rx
Dy,<ea>x
#imm,Dx
<ea>y
<ea>x
<ea>x
<ea>x
<ea>y
<ea>y
<ea>y
Dy,Dx
#imm
Dx
Dx
Ax
PST = 0x5, {PST = [0x9AB],DD = target}
PST = 0x5, {PST = [0x9AB],DD = target}
PST = 0x1, {PST = 0xB, DD = destination operand}
PST = 0x4
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source operand},
PST = 0x5, {PST = [0x9AB], DD = target address}
PST = 0x1
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
PST = 0x1
PST = 0x1, {PST = 0xB, DD = source}, {PST = 0xB, DD = destination}
PST = 0x1
PST = 0x1
PST = 0x1
PST = 0x1
PST = 0x1, {PST = 0x8, DD = source operand}
PST = 0x1, {PST = 0xB, DD = source operand}
PST = 0x1, {PST = 0x9, DD = source operand}
PST = 0x1, {PST = 0xB, DD = destination operand}
PST = 0x4, {PST = 0x8, DD = source operand
PST = 0x4, {PST = 0xB, DD = source operand
PST = 0x4, {PST = 0x9, DD = source operand
MCF5272 User’s Manual
3
{PST = 0xB,DD = destination}, // stack frame
{PST = 0xB,DD = source},
PST/DDATA
// handler PC
// vector read
// handler PC
MOTOROLA

Related parts for mcf5272