mcf5272 Freescale Semiconductor, Inc, mcf5272 Datasheet - Page 129

no-image

mcf5272

Manufacturer Part Number
mcf5272
Description
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Part Number:
mcf5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
MOT
Quantity:
3
Part Number:
mcf5272CVM66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mcf5272CVM66
0
Company:
Part Number:
mcf5272CVM66
Quantity:
6 000
Part Number:
mcf5272CVM66J
Manufacturer:
NSC
Quantity:
36
Part Number:
mcf5272CVM66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272CVM66R2
0
Part Number:
mcf5272NF66K75N
Manufacturer:
MOTOROLA
Quantity:
2
Part Number:
mcf5272VF66
Manufacturer:
HYNIX
Quantity:
19
Part Number:
mcf5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
MOTOROLA
5.4.1 Revision A Shared Debug Resources
In the Revision A implementation of the debug module, certain hardware structures are
shared between BDM and breakpoint functionality as shown in Table 5-4.
Thus, loading a register to perform a specific function that shares hardware resources is
destructive to the shared function. For example, a BDM command to access memory
overwrites an address breakpoint in ABHR. A BDM write command overwrites the data
breakpoint in DBR.
5.4.2 Address Attribute Trigger Register (AATR)
The address attribute trigger register (AATR), Figure 5-5, defines address attributes and a
mask to be matched in the trigger. The register value is compared with address attribute
signals from the processor’s local high-speed bus, as defined by the setting of the trigger
definition register (TDR).
Table 5-5 describes AATR fields
DRc[4–0]
Reset
Field RM
R/W Write only. AATR is accessible in supervisor mode as debug control register 0x06 using the WDEBUG
instruction and through the BDM port using the
Register
15
ABHR
AATR
DBR
Debug control registers can be written by the external
development system or the CPU through the WDEBUG
instruction.
CSR is write-only from the programming model. It can be read
or written through the BDM port using the
WDMREG
Figure 5-5. Address Attribute Trigger Register (AATR)
14
Table 5-4. Rev. A Shared BDM/Breakpoint Hardware
SZM
Bus attributes for all memory commands
Address for all memory commands
Data for all BDM write commands
13
commands.
12
TTM
BDM Function
11
.
Chapter 5. Debug Support
10
TMM
0000_0000_0000_0101
NOTE:
WDMREG
8
0x06
R
7
command.
Attributes for address breakpoint
Address for address breakpoint
Data for data breakpoint
6
Breakpoint Function
SZ
5
RDMREG
4
TT
Programming Model
3
and
2
TM
0
5-7

Related parts for mcf5272