tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 391

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
17 TMUX Functional Description
17.6.10 F2 Byte Insert
When TMUX_THSF2INS = 1
page
TMUX_TPOAC_F2 = 1
value inserted depends on the value of microprocessor interface block SMPR_OH_DEFLT
bit. If SMPR_OH_DEFLT = 0, then all 0s are inserted. If SMPR_OH_DEFLT = 1, then all ones are inserted.
17.6.11 H4 Insert Control
A 4-byte sequence (0, 1, 2, and 3) will be inserted into the outgoing H4 bytes. Note that the assertion of pin TLSV1
(pin AB3) occurs after the J1 byte(s) during the frame where the H4 count equals one.
17.6.12 F3 Byte Insert
When TMUX_THSF3INS = 1
inserted into the outgoing signal. Otherwise, the associated POAC value is inserted when TMUX_TPOAC_F3 = 1
(Table 118 on page
on the value of microprocessor interface block SMPR_OH_DEFLT
= 0, then all 0s are inserted. If SMPR_OH_DEFLT = 1, then all ones are inserted.
17.6.13 K3 Byte Insert
When TMUX_THSK3INS = 1
inserted into the outgoing signal. Otherwise, the associated POAC value is inserted when TMUX_TPOAC_K3 = 1
(Table 118 on page
on the value of microprocessor interface block SMPR_OH_DEFLT
0s are inserted. If SMPR_OH_DEFLT = 1, then all ones are inserted.
17.6.14 N1 Byte Insert
When TMUX_THSN1INS = 1
page
TMUX_TPOAC_N1 = 1
depends on the value of microprocessor interface block SMPR_OH_DEFLT
SMPR_OH_DEFLT = 0, then all 0s are inserted. If SMPR_OH_DEFLT = 1, then all ones are inserted.
17.6.15 MSP 1 + 1 Payload Switch
For the working transmit high-speed data output (THSDP/N, pins AF9/AE9), it is possible to select the normal
transmit path low-speed data by setting TMUX_TPSMUXSEL2 = 0
protection input data by setting TMUX_TPSMUXSEL2 = 1. Note that if the receive-side protection input is selected,
then the local clock and frame sync are generated based on the receive-side protection inputs as well.
To create the transmit high-speed protection outputs (TPSD155P/N and TPSC155P/N; pins AF13/AE13 and
AC12/AD13), it is possible to select the normal transmit path low-speed input data with TMUX_TPSMUXSEL3 = 0
(Table 106 on page
Note: Clocks and timing signals are selected by TMUX_TPSMUXSEL3 as well as the parallel data.
17.6.16 Transmit Transport Overhead Access Channel (TTOAC)
The TMUX provides a transmit transport overhead access channel (TTOAC) to provision the TOH portion of the
outgoing frame. The TTOAC channel supports three modes of operation based on values in
TMUX_TTOAC_D13MODE and TMUX_TTOAC_D412MODE
Agere Systems Inc.
110) is inserted into the outgoing signal. Otherwise, the associated POAC value is inserted when
110) is inserted into the outgoing signal. Otherwise, the associated POAC value is inserted when
115). If both TMUX_THSF3INS and TMUX_TPOAC_F3 = 0, then the value inserted depends
115). If both TMUX_THSK3INS and TMUX_TPOAC_K3 = 0, then the value inserted depends
103) or the receive-side working inputs with TMUX_TPSMUXSEL3 = 1.
(Table 118 on page115
(Table
(Table 108 on page
(Table
(Table 108 on page105
(Table 108 on page
118). If both TMUX_THSN1INS and TMUX_TPOAC_N1 = 0, then the value inserted
108), the value in TMUX_TF3INS[1—3][7:0]
(continued)
). If both TMUX_THSF2INS and TMUX_TPOAC_F2 = 0, then the
105), the value in TMUX_TF2INS[1—3][7:0] (
105), the value in TMUX_TN1INS[1—3][7:0]
), the value in TMUX_TK3INS[1—3][7:0]
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
(Table 117 on page113
(Table 67 on page68
(Table
(Table 106 on page
67) bit. If SMPR_OH_DEFLT = 0, then all
(Table 67 on page68
TMXF28155/51 Super Mapper
(Table 114 on page110
).
103) or the receive-side
) bit. If SMPR_OH_DEFLT
(Table 67 on pag
(Table
(Table 114 on
Table 114 on
) bit. If
114) is
) is
e68)
391

Related parts for tmxf28155