tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 209

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
11 M13/M23 MUX/DeMUX Registers
Table 236. M13_DS1_AIS_DETD_R[1—4], DS1 Alarm Indication Signal Delta Registers (RO)
Table 237. M13_DS1_LB_DETD_R[1—4], DS1 Loopback Detect Delta Registers (RO)
Table 238. M13__XC_DS2_LOC_R, DS2 Loss of Clock Status (RO)
Table 239. M13_XC_DS2_AIS_DET_R, DS2 Alarm Indication Signal Detect Status (RO)
Agere Systems Inc.
0x10027—
0x10023—
Address
Address
0x1002F 15:7
0x10030 15:7
Address
Address
0x10022
0x10025
0x10022
0x10023
0x10024
0x10025
0x10026
0x10029
0x10026
0x10027
0x10028
0x10029
6:0
6:0
Bit
Bit
15:4
15:8
15:4
15:8
Bit
3:0
7:0
7:0
7:0
3:0
7:0
7:0
7:0
Bit
M13_DS1_LB_DETD[28:25]
M13_DS1_LB_DETD[24:17]
M13_DS1_AIS_DETD[28:25]
M13_DS1_AIS_DETD[24:17]
M13_DS1_LB_DETD[16:9]
M13_DS1_AIS_DETD[16:9]
M13_XC_DS2_
M13_XC_DS2_
M13_DS1_LB_DETD[8:1]
M13_DS1_AIS_DETD[8:1]
AIS_DET[7:1]
LOC[7:1]
Name
Name
Name
Name
Reserved.
A logic 1 of M13_XC_DS2_LOCy bit indicates that loss of
clock is detected on the DS2 clock input.
Reserved.
The M13_XC_DS2_AIS_DETy bit is set high if the input
XC_DS2M23DATAy is 0 for fewer than 5 clock cycles in each
of two consecutive 840 clock periods, And cleared if there are
more than four zeros in each of two consecutive 840-bit peri-
ods.
(continued)
Reserved.
Reserved.
These individual delta bits are set as the result of the
corresponding state bits M13_DS1_LB_DET[28:1]
(Table
to 0. Delta bits can be programmed to be either clear
on read (COR) or clear on write (COW), and they are
not set to 1 again until the event reoccurs.
Reserved.
Reserved.
These individual delta bits are set as the result of the
corresponding state bits M13_DS1_AIS_DET[28:1]
(Table
to 0. Delta bits can be programmed to be either clear
on read (COR) or clear on write (COW), and they are
not set to 1 again until the event reoccurs.
249) transitioning either from 0 to 1 or From 1
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
248) transitioning either from 0 to 1 or from 1
Function
Function
Function
Function
TMXF28155/51 Super Mapper
Default
Default
Default
Default
Reset
0x000
Reset
0x000
Reset
0x000
Reset
0x000
0x00
0x00
0x00
0x00
0x00
0x00
209

Related parts for tmxf28155