tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 255

no-image

tmxf28155

Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
Preliminary Data Sheet
May 2001
12 28-Channel Framer Registers
Table 336. FRM_HGR10, Transmit HDLC Global Register 10 (R/W)
Table 337. FRM_HGR11, Transmit HDLC Global Register 11 (RO)
Table 338. FRM_HGR12, Transmit HDLC Global Register 12 (R/W)
Table 339. FRM_HGR13, Transmit HDLC Global Register 13 (R/W)
Table 340. FRM_HGR14, Transmit HDLC Global Register 14 (R/W)
Table 341. FRM_HGR15, Receive HDLC Global Register 15 (R/W)
Agere Systems Inc.
Address
Address
0x8014A
Address
0x8014B
Address
0x8014C
Address
0x8014D
Address
0x80149
0x80040
15:10
15:5
15:0
15:0
15:0
15:0
4:0
9:0
Bit
Bit
Bit
Bit
Bit
Bit
FRM_HRTHRSH0[9:0] Indicates the Threshold Levels for the Rx FIFOs.
FRM_FCNT3[4:0] HDLC Flag Count 3. These values are the number of
FRM_TH_IS[15:0]
FRM_TH_IS[31:16]
FRM_TH_IS[47:32]
FRM_TH_IS[63:48]
Name
Name
Name
Name
Name
Name
Reserved. Must write to 0.
additional idle flags to be sent between HDLC packets.
One of the four values can be selected on a per-channel
basis with the FRM_CFLAGS[1:0] parameter.
(continued)
Transmit HDLC Interrupt Summary. This bitmap
shows what channels have interrupts. This register
maps channels 15—0 to bits 15:0.
Reserved. Must write to 0.
When a channel is enabled and its FIFO count incre-
ments to this value, its FRM_HRTHRSH
status bit is set. FRM_HRTHRSH0 or
FRM_HRTHRSH1 is selected on a per-channel basis
with the FRM_RTHRSEL
Transmit HDLC Interrupt Summary. This bitmap
shows what channels have interrupts. This register
maps channels 31—16 to bits 15:0.
Transmit HDLC Interrupt Summary. This bitmap
shows what channels have interrupts. This register
maps channels 47—32 to bits 15:0.
Transmit HDLC Interrupt Summary. This bitmap
shows what channels have interrupts. This register
maps channels 63—48 to bits 15:0.
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Function
Function
Function
Function
Function
Function
(Table
TMXF28155/51 Super Mapper
442) parameter.
(Table
443)
Default
Default
Default
Default
Default
Default
0x0000
0x0000
0x0000
0x0000
Reset
0x000
00000
Reset
0x000
Reset
Reset
Reset
Reset
0x00
255

Related parts for tmxf28155