tmxf28155 ETC-unknow, tmxf28155 Datasheet - Page 343
![no-image](/images/no-image-200.jpg)
tmxf28155
Manufacturer Part Number
tmxf28155
Description
Tmxf28155 Super Mapper 155/51 Mbits/s Sonet/sdh X28/x21 Ds1/e1
Manufacturer
ETC-unknow
Datasheet
1.TMXF28155.pdf
(606 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
tmxf281553BAL3C
Manufacturer:
DSP
Quantity:
5
- Current page: 343 of 606
- Download datasheet (5Mb)
Preliminary Data Sheet
May 2001
15 Test-Pattern Generation/Detection Registers
Table 500. TPG_VAL_CRCE, Register (RO)
Table 501. TPG_BER_INSRT, Register (R/W)
Table 502. TPG_FER_INSRT, Register (R/W)
Table 503. TPG_CRCE_INSRT, Register (R/W)
Agere Systems Inc.
Address
Address
Address
Address
0x6002A
0x60024
0x60028
0x60029
15:3
14:6
15:3
15:3
Bit
Bit
Bit
Bit
15
2
1
0
5
4
3
2
1
0
2
1
0
2
1
0
TPG_CRCEINS2 This bit is set when the user desires to inject a single CRC error
TPG_CRCEINS0 This bit is set when the user desires to inject a single CRC error
TPG_BERINS5
TPG_BERINS4
TPG_BERINS2
TPG_BERINS0
TPG_FERINS2
TPG_FERINS0
TPG_BER_EN
CRC4EINS2
CRC6EINS0
Name
Name
Name
Name
TPG_
TPG_
—
—
—
—
—
—
—
—
—
Reserved.
into the E1 test signal (via 0 to 1 transition).
Reserved.
into the DS1 test signal (Via 0 to 1 transition).
This bit, when set, allows automatic bit error insertion by the
microprocessor.
Reserved.
This bit is set when the user desires to inject a single bit error into
the DS3 test signal via SMPR_BER_INSRT
SMPR_GTR, Global Trigger Register (RW) on pag
This bit is set when the user desires to inject a single bit error into
the DS2 test signal via SMPR_BER_INSRT.
Reserved.
This bit is set when the user desires to inject a single bit error into
the E1 test signal via SMPR_BER_INSRT.
Reserved.
This bit is set when the user desires to inject a single bit error into
the DS1 test signal via SMPR_BER_INSRT.
Reserved.
This bit injects a single framing error into the E1 test signal (via 0
to 1 transition).
Reserved.
This bit injects a single framing error into the DS1 test signal (via
0 to 1 transition).
Reserved.
This bit is set when the user desires to inject a single CRC-4 error
into the E1 test signal (via 0 to 1 transition).
Reserved.
This bit is set when the user desires to inject a single
CRC-6 error Into the DS1 test signal (via 0 to 1 transition).
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
(continued)
Function
Function
Function
Function
TMXF28155/51 Super Mapper
(Table 65,
e66).
Default
Default
Default
Default
0x0000
0x0000
0x0000
Reset
Reset
0x000
Reset
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
343
Related parts for tmxf28155
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![AA05B-005L-120D](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet:
![HM3-65787H-5](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
ETC-unknow
Datasheet: