EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 964

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
1–6
Table 1–1. MegaWizard Plug-In Manager Options (General Screen for Basic Mode) (Part 3 of 10)
Stratix IV Device Handbook Volume 3
Which subprotocol will you be
using?
Enforce default settings for
this protocol.
ALTGX Setting
PCIe
In PCIe mode, there are six subprotocols:
SDI
In SDI mode, the two available subprotocols are:
SONET/SDH
In SONET/SDH mode, the three available subprotocols
and their data rates are:
Deterministic Latency
GIGE
(OIF) CEI PHY Interface
PCIe
SONET/SDH
XAUI
If you select this option, all mode-specific ports and
settings are used.
Gen1 ×1—The transceiver is configured as a
single-lane PCIe link for a 2.5 Gbps data rate.
Gen1 ×4—The transceiver is configured as a four-lane
PCIe link for a data rate of 2.5 Gbps.
Gen1 ×8—The transceiver is configured as an
eight-lane PCIe link for a data rate of 2.5 Gbps.
Gen2 ×1—The transceiver is configured as a
single-lane PCIe link for a 5.0 Gbps data rate.
Gen2 ×4—The transceiver is configured as a four-lane
PCIe link for a data rate of 5.0 Gbps.
Gen2 ×8—The transceiver is configured as an
eight-lane PCIe link for a data rate of 5.0 Gbps.
3G—third-generation (3 Gbps) SDI at 2967 Mbps or
2970 Mbps.
HD—high-definition SDI at 1483.5 Mbps or
1485 Mbps.
OC-12—622 Mbps
OC-48—2488.32 Mbps
OC-96—4976.64 Mbps
Description
Chapter 1: ALTGX Transceiver Setup Guide for Stratix IV Devices
“PCIe Mode” in the
Transceiver Architecture in
Stratix IV Devices
“SDI Mode” in the
Architecture in Stratix IV
Devices
“SONET/SDH Mode” in the
Transceiver Architecture in
Stratix IV Devices
February 2011 Altera Corporation
chapter.
Reference
Parameter Settings
chapter.
chapter.
Transceiver

Related parts for EP4SE530H40I3