EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 507

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
The following functional modes support the 10-bit PMA-PCS interface:
■
■
■
■
■
■
This section describes the following word aligner 10-bit PMA-PCS interface modes:
■
■
■
Table 1–27
10-bit PMA-PCS interface.
Table 1–27. Word Aligner Configurations with a 10-Bit PMA-PCS Interface
Protocols such as PCIe, XAUI, Gigabit Ethernet, and Serial RapidIO require the
receiver PCS logic to implement a synchronization state machine to provide hysteresis
during link synchronization. Each of these protocols defines a specific number of
synchronization code groups that the link must receive to acquire synchronization
and a specific number of erroneous code groups that it must receive to fall out of
synchronization.
In PCIe, XAUI, Gigabit Ethernet, and Serial RapidIO functional modes, the Quartus II
software configures the word aligner in automatic synchronization state machine
mode. It automatically selects the word alignment pattern length and pattern as
specified by each protocol. In each of these functional modes, the protocol-compliant
synchronization state machine is implemented in the word aligner.
PCIe
Serial RapidIO
XAUI
GIGE
SDI
Basic single-width
mode
PCIe Gen1 and Gen2
Serial RapidIO
XAUI
GIGE
SDI
Basic single-width mode
Automatic synchronization state machine mode with 10-bit PMA-PCS interface
mode
Manual alignment mode with 10-bit PMA-PCS interface mode
Bit-slip mode with 10-bit PMA-PCS interface mode
Functional Mode
Word Aligner in Single-Width Mode with 10-Bit PMA-PCS Interface Modes
Automatic Synchronization State Machine Mode Word Aligner with 10-Bit PMA-PCS
Interface Mode
lists the word aligner configurations allowed in functional modes with a
Automatic synchronization state machine
Automatic synchronization state machine
Automatic synchronization state machine
Automatic synchronization state machine
Bit-slip
Manual alignment, Automatic
synchronization state machine, Bit-slip
Allowed Word Aligner Configurations
Stratix IV Device Handbook Volume 2: Transceivers
Allowed Word Alignment
Pattern Length
7 bits, 10 bits
7 bits, 10 bits
7 bits, 10 bits
10 bits
10 bits
N/A
1–63