EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 835

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 4: Reset Control and Power Down in Stratix IV Devices
PMA Direct Drive Mode Reset Sequences
February 2011 Altera Corporation
As shown in
×4 double-width configuration with CDR in automatic lock mode, follow these reset
steps:
1. After power up, assert pll_powerdown for a minimum period of t
2. Keep the rx_analogreset signal asserted during this time period. After you
3. When the transmitter PLL locks, as indicated by the pll_locked signal going high
4. For the receiver operation, after de-assertion of the busy signal, wait for a
5. Wait for the rx_freqlocked signal from each channel to go high. The
6. In a PMA Direct drive ×4 double-width configuration, when the rx_freqlocked
time between markers 1 and 2).
de-assert the pll_powerdown signal, the transmitter PLL starts locking to the
transmitter input reference clock.
(marker 3), the transmitter is ready to accept parallel data from the FPGA fabric
and transmitting serial data reliably.
minimum of two parallel clock cycles to de-assert the rx_analogreset signals of
each channel. After rx_analogreset is de-asserted, the receiver CDR of each
channel starts locking to the receiver input reference clock.
rx_freqlocked signal of each channel may go high at different times (as indicated
by the slashed pattern at marker 6).
signals of all the channels has gone high (marker 6), from that point onwards, wait
for at least t
this point, all the receivers are ready for transferring valid parallel data into the
FPGA fabric (until this time, Altera recommends that the user logic that processes
this data be under reset).
Figure
LTD_Auto
4–16, for the receiver and transmitter channel in PMA Direct drive
(marker 7) for the receiver parallel clock to become stable. At
Stratix IV Device Handbook Volume 2: Transceivers
pll_powerdown
(the
4–29