EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 865

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
Table 5–5. Transceiver Channel Reconfiguration Modes and .mif Requirements
February 2011 Altera Corporation
Channel and CMU PLL
reconfiguration
Channel reconfiguration with
transmitter PLL select
Central control unit
reconfiguration
Data rate division in transmitter
Note to
(1) Because the transmitter local divider is not available for bonded mode channels, data rate division is supported for non-bonded channels only.
(2) Dynamic reconfiguration from a bonded mode with rate matcher to another bonded mode without rate matcher is not allowed.
Dynamic Reconfiguration
Table
Transceiver Channel Reconfiguration Mode Details
5–5:
Mode
1
(2)
The read transaction in Method 3 is identical to that in Method 2. Refer to
Transaction” on page
Table 5–5
reconfiguration modes available in the ALTGX_RECONFIG MegaWizard Plug-In
Manager.
You cannot dynamically reconfigure from Deterministic Latency mode with the
Enable PLL phase frequency detector (PFD) feedback to compensate latency
uncertainty in Tx dataout and Tx clkout paths relative to the reference clock option
enabled to any other mode with this option disabled. For instance, you cannot
dynamically reconfigure from a CPRI mode to a non-CPRI mode. You can
dynamically change the data rate for CPRI mode.
Read Transaction
lists the supported configurations for the various transceiver channel
Non-bonded configurations of
regular transceiver channels
All configurations of regular
configurations of regular
Basic (PMA Direct) ×1
Basic (PMA Direct) ×N
Basic (PMA Direct) ×1
Basic (PMA Direct) ×N
transceiver channels
transceiver channels
All Transmitter only
×4 bonded mode
×8 bonded mode
configuration
configuration
configuration
configuration
5–16.
To
Supported Configurations
Non-bonded configurations of
regular transceiver channels
All configurations of regular
configurations of regular
transceiver channels
Basic (PMA Direct) ×N
Basic (PMA Direct) ×N
Basic (PMA Direct) ×1
Basic (PMA Direct) ×1
transceiver channels
All Transmitter only
×4 bonded mode
×8 bonded mode
configuration
configuration
configuration
configuration
Stratix IV Device Handbook Volume 2: Transceivers
From
(1)
.mif Requirements
“Read
v
v
v
v
v
v
v
v
5–19

Related parts for EP4SE530H40I3