EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 516

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

1–72
Stratix IV Device Handbook Volume 2: Transceivers
The generic receiver polarity inversion feature is different from the PCIe 8B/10B
polarity inversion feature. The generic receiver polarity inversion feature inverts the
polarity of the data bits at the input of the word aligner and is not available in PCIe
mode. The PCIe 8B/10B polarity inversion feature inverts the polarity of the data bits
at the input of the 8B/10B decoder and is available only in PCIe mode.
Figure 1–54
double-width datapath configurations.
Figure 1–54. Receiver Polarity Inversion in Single-Width and Double Width Mode
shows the receiver polarity inversion feature in single-width and
Double-Width Configuration
Double-Width Configuration
Output from Deserializer
Single-Width Configuration
Single-Width Configuration
1
0
1
0
0
0
0
0
1
1
0
1
0
1
1
1
1
1
0
0
rx_invpolarity = High
rx_invpolarity = High
Input to Word Aligner
Chapter 1: Transceiver Architecture in Stratix IV Devices
0
1
0
1
1
1
1
1
0
0
1
0
1
0
0
0
0
0
1
1
To the Word Aligner
To the Word Aligner
February 2011 Altera Corporation
Transceiver Block Architecture