HD64F7047F50V Renesas Electronics America, HD64F7047F50V Datasheet - Page 474

IC H8 MCU FLASH 256K 100TQFP

HD64F7047F50V

Manufacturer Part Number
HD64F7047F50V
Description
IC H8 MCU FLASH 256K 100TQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheets

Specifications of HD64F7047F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Package
100PQFP
Family Name
SuperH
Maximum Speed
50 MHz
Operating Supply Voltage
5 V
Data Bus Width
32 Bit
Number Of Programmable I/os
53
Interface Type
CAN/SCI
On-chip Adc
16-chx10-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
15.3.9
TXCR1 and TXCR0 are 16-bit registers that control cancellation of transmit wait messages in
mailboxes.
• TXCR1
Rev. 2.00, 09/04, page 432 of 720
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Bit Name
TXCR31
TXCR30
TXCR29
TXCR28
TXCR27
TXCR26
TXCR25
TXCR24
TXCR23
TXCR22
TXCR21
TXCR20
TXCR19
TXCR18
TXCR17
TXCR16
Transmit Wait Cancel Registers (TXCR1, TXCR0)
Initial Value R/W
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Cancel the transmit wait message in the
corresponding mailboxes from 16 to 31. When
TXCRn (n = 16 to 31) is set to 1, the transmit wait
message in mailbox n is canceled.
[Clearing condition]
To clear the corresponding bit in TXPR, 1 must be
written to the corresponding bit TXCR. When
cancellation has succeeded, the HCAN2 clears the
corresponding TXPR/TXCR bits, and sets the
corresponding ABACK bit. However, once a mailbox
has started transmission, it cannot be canceled by
this bit.
Notes: 1. 1 can be written only when the mailbox is
Completion of TXPR clearing (when transmit
message is canceled normally), or normal end
process is carried out (when transmit message is
being transmitted, thereby unable to be canceled)
2. Restrictions apply to the use of the
configured as a transmit mailbox.
mailbox 31 for transmission. Carefully
read section 15.8, Usage Notes.

Related parts for HD64F7047F50V