HD64F7047F50V Renesas Electronics America, HD64F7047F50V Datasheet - Page 188

IC H8 MCU FLASH 256K 100TQFP

HD64F7047F50V

Manufacturer Part Number
HD64F7047F50V
Description
IC H8 MCU FLASH 256K 100TQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7047r
Datasheets

Specifications of HD64F7047F50V

Core Processor
SH-2
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, SCI
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-TQFP, 100-VQFP
Package
100PQFP
Family Name
SuperH
Maximum Speed
50 MHz
Operating Supply Voltage
5 V
Data Bus Width
32 Bit
Number Of Programmable I/os
53
Interface Type
CAN/SCI
On-chip Adc
16-chx10-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F7047F50V
Manufacturer:
PANJIT
Quantity:
30 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS
Quantity:
386
Part Number:
HD64F7047F50V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F7047F50V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
HD64F7047F50V
Quantity:
2 070
9.8
Bus Arbitration
This LSI has a bus arbitration function that, when a bus release request is received from an
external device, releases the bus to that device. It also has three internal bus masters, the CPU,
DTC, and AUD (only for flash version). The priority for arbitrate the bus mastership between
these bus masters is:
Bus request from external device > AUD > DTC > CPU
A bus request by an external device should be input to the BREQ pin. When the BREQ pin is
asserted, this LSI releases the bus immediately after the bus cycle being executed is completed.
The signal indicating that the bus has been released is output from the BACK pin.
However, the bus is not released between the read and write cycles during TAS instruction
execution. Bus arbitration is not executed between multiple bus cycles that occur due to the data
bus width smaller than access size, for instance, bus cycles in which 8-bit memory is accessed by a
longword.
The bus may be returned when this LSI is releasing the bus. That is, when interrupt request occurs
to be processed. This LSI incorporates the IRQOUT pin for the bus request signal. When the bus
must be returned to this LSI, the IRQOUT signal can be asserted. The device that is asserting an
external bus-release request negates the BREQ signal to release the bus when the IRQOUT signal
is asserted. As a result, the bus is returned to and processed by this LSI.
The asserting condition of the IRQOUT pin is that an interrupt source occurs and the interrupt
request level is higher than that of interrupt mask bits I3 to I0 in status register SR.
Figure 9.8 shows the bus mastership release procedure.
Rev. 2.00, 09/04, page 146 of 720

Related parts for HD64F7047F50V