dsp56800 Freescale Semiconductor, Inc, dsp56800 Datasheet - Page 158

• Manufacturer Part Number: dsp56800
• Description: 16-bit Digital Signal Controllers
• Manufacturer: Freescale Semiconductor, Inc

Instruction Set Introduction
6-26
Operation
BRCLR
Operation
BFCHG
BFCLR
BFSET
#<MASK8>,X:(R2+xx),<OFFSET7>
#<MASK8>,X:(SP-xx),<OFFSET7>
#<MASK8>,DDDDD,<OFFSET7>
#<MASK8>,X:<<pp,<OFFSET7>
#<MASK8>,X:xxxx,<OFFSET7>
#<MASK8>,X:aa,<OFFSET7>
#<MASK16>,X:(R2+xx)
#<MASK16>,X:(R2+xx)
#<MASK16>,X:(R2+xx)
#<MASK16>,X:(SP-xx)
#<MASK16>,X:(SP-xx)
#<MASK16>,X:(SP-xx)
#<MASK16>,DDDDD
#<MASK16>,DDDDD
#<MASK16>,DDDDD
#<MASK16>,X:<<pp
#<MASK16>,X:<<pp
#<MASK16>,X:<<pp
#<MASK16>,X:xxxx
#<MASK16>,X:xxxx
#<MASK16>,X:xxxx
Operands
Table 6-30. Bit-Manipulation Instructions (Continued)
#<MASK16>,X:aa
#<MASK16>,X:aa
#<MASK16>,X:aa
Table 6-31. Branch on Bit-Manipulation Instructions
Operands
DSP56800 Family Manual
12/10
12/10
12/10
10/8
10/8
10/8
C
1
C
4
6
6
4
4
6
4
6
6
4
4
6
4
6
6
4
4
6
W
2
2
2
2
2
3
W
2
2
2
2
2
3
2
2
2
2
2
3
2
2
2
2
2
3
BRCLR tests all bits selected by the immediate mask.
If all selected bits are clear, then the carry bit is set and
a PC relative branch occurs. Otherwise it is cleared and
no branch occurs.
All registers in DDDDD are permitted except HWS.
<MASK8> specifies a 16-bit immediate value where
either the upper or lower 8 bits contains all zeros.
<OFFSET7> specifies a 7-bit PC relative offset.
X:aa represents a 6-bit absolute address.
X:<<pp represents a 6-bit absolute I/O address.
BFCHG tests all bits selected by the 16-bit imme-
diate mask. If all selected bits are set, then the C
bit is set. Otherwise it is cleared. Then it inverts all
selected bits.
All registers in DDDDD are permitted except
HWS.
X:aa represents a 6-bit absolute address. Refer to
Absolute Short Address (Direct Addressing):
<aa> on page 4-22
X:<<pp represents a 6-bit absolute I/O address.
BFCLR tests all bits selected by the 16-bit imme-
diate mask. If all selected bits are set, then the C
bit is set. Otherwise it is cleared. Then it clears all
selected bits.
All registers in DDDDD are permitted except
HWS.
X:aa represents a 6-bit absolute address. Refer to
Absolute Short Address (Direct Addressing):
<aa> on page 4-22
X:<<pp represents a 6-bit absolute I/O address.
BFSET tests all bits selected by the 16-bit imme-
diate mask. If all selected bits are clear, then the C
bit is set. Otherwise it is cleared. Then it sets all
selected bits.
All registers in DDDDD are permitted except
HWS.
X:aa represents a 6-bit absolute address. Refer to
Absolute Short Address (Direct Addressing):
<aa> on page 4-22
X:<<pp represents a 6-bit absolute I/O address.
Comments
Comments
Freescale Semiconductor