EFM32G200F64 Energy Micro, EFM32G200F64 Datasheet - Page 116

• Manufacturer Part Number: EFM32G200F64
• Description: MCU 32BIT 64KB FLASH 32-QFN
• Manufacturer: Energy Micro
• Series: Geckor

Specifications of EFM32G200F64

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 24
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.8 V
• Data Converters: A/D 4x12b, D/A 1x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-VQFN Exposed Pad
• Processor Series: EFM32G200
• Core: ARM Cortex-M3
• Data Bus Width: 32 bit
• Data Ram Size: 16 KB
• Interface Type: I2C, UART
• Maximum Clock Frequency: 32 MHz
• Number Of Programmable I/os: 24
• Number Of Timers: 2
• Operating Supply Voltage: 1.8 V to 3.8 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

4.5.3 MPU Region Number Register
2011-02-04 - d0002_Rev1.00
When ENABLE and PRIVDEFENA are both set to 1:
• For privileged accesses, the default memory map is as described in Section 2.2 (p. 14) . Any access
• Any access by unprivileged software that does not address an enabled memory region causes a
XN and Strongly-ordered rules always apply to the System Control Space regardless of the value of
the ENABLE bit.
When the ENABLE bit is set to 1, at least one region of the memory map must be enabled for the system
to function unless the PRIVDEFENA bit is set to 1. If the PRIVDEFENA bit is set to 1 and no regions
are enabled, then only privileged software can operate.
When the ENABLE bit is set to 0, the system uses the default memory map. This has the same memory
attributes as if the MPU is not implemented, see Table 2.11 (p. 16) . The default memory map applies
to accesses from both privileged and unprivileged software.
When the MPU is enabled, accesses to the System Control Space and vector table are always permitted.
Other areas are accessible based on regions and whether PRIVDEFENA is set to 1.
Unless HFNMIENA is set to 1, the MPU is not enabled when the processor is executing the handler for
an exception with priority –1 or –2. These priorities are only possible when handling a hard fault or NMI
exception, or when FAULTMASK is enabled. Setting the HFNMIENA bit to 1 enables the MPU when
operating with these two priorities.
The RNR selects which memory region is referenced by the RBAR and RASR registers. See the register
summary in Table 4.38 (p. 114) for its attributes. The bit assignments are:
Table 4.41. RNR bit assignments
Normally, you write the required region number to this register before accessing the RBAR or RASR.
However you can change the region number by writing to the RBAR with the VALID bit set to 1, see
Section 4.5.4 (p. 117) . This write updates the value of the REGION field.
31
Bits
[0]
Bits
[31:8]
[7:0]
by privileged software that does not address an enabled memory region behaves as defined by the
default memory map.
memory management fault.
Name
ENABLE
Name
-
REGION
Function
Reserved.
Indicates the MPU region referenced by the RBAR and RASR registers.
The MPU supports 8 memory regions, so the permitted values of this field are 0-7.
Function
0 = MPU is disabled during hard fault, NMI, and FAULTMASK handlers, regardless of the value
of the ENABLE bit
1 = the MPU is enabled during hard fault, NMI, and FAULTMASK handlers.
When the MPU is disabled, if this bit is set to 1 the behavior is Unpredictable.
Enables the MPU:
0 = MPU disabled
1 = MPU enabled.
Reserved
...the world's most energy friendly microcontrollers
116
8 7
www.energymicro.com
REGION
0