R4F24568NVFQV Renesas Electronics America, R4F24568NVFQV Datasheet - Page 406

• Manufacturer Part Number: R4F24568NVFQV
• Description: MCU 128KKB FLASH 48K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24568NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Section 7 DMA Controller (DMAC)
Transfer requests (activation sources) consist of A/D converter conversion end interrupts, external
requests, SCI transmission complete and reception complete interrupts, EP1FIFO full interrupt and
EP2FIFO empty interrupt of the USB, and TPU channel 0 to 5 compare match/input capture A
interrupts.
Figure 7.16 shows an example of the setting procedure for block transfer mode.
Page 376 of 1392
and transfer destination
Set number of transfers
Block transfer mode
Set transfer source
Read DMABCRL
Set DMABCRH
Set DMABCRL
Block transfer
mode setting
Set DMACR
addresses
Figure 7.16 Example of Block Transfer Mode Setting Procedure
[1]
[2]
[3]
[4]
[5]
[6]
[2] Set the transfer source address in MARA, and
[3] Set the block size in both ETCRAH and
[5] Read DTE = 0 and DTME = 0 in DMABCRL.
[6] Set each bit in DMABCRL.
[1] Set each bit in DMABCRH.
[4] Set each bit in DMACRA and DMACRB.
• Set the FAE bit to 1 to select full address
• Specify enabling or disabling of internal
the transfer destination address in MARB.
ETCRAL. Set the number of transfers in
ETCRB.
• Set the transfer data size with the DTSZ bit.
• Specify whether MARA is to be incremented,
• Set the BLKE bit to 1 to select block transfer
• Specify whether the transfer source or the
• Specify whether MARB is to be incremented,
• Select the activation source with bits DTF3 to
• Specify enabling or disabling of transfer end
• Set both the DTME bit and the DTE bit to 1 to
mode.
interrupt clearing with the DTA bit.
decremented, or fixed, with the SAID and
SAIDE bits.
mode.
transfer destination is a block area with the
BLKDIR bit.
decremented, or fixed, with the DAID and
DAIDE bits.
DTF0.
interrupts to the CPU with the DTIE bit.
enable transfer.
H8S/2456, H8S/2456R, H8S/2454 Group
REJ09B0467-0350 Rev. 3.50
Jul 07, 2010