R4F24568NVFQV Renesas Electronics America, R4F24568NVFQV Datasheet - Page 1415

• Manufacturer Part Number: R4F24568NVFQV
• Description: MCU 128KKB FLASH 48K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24568NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Numerics
16-Bit counter mode ............................... 839
16-Bit timer pulse unit (TPU)................. 693
8-Bit timer (TMR) .................................. 821
A
A/D conversion accuracy...................... 1084
A/D Converter ...................................... 1057
A/D converter activation......................... 776
Absolute accuracy................................. 1084
Absolute address....................................... 75
Acknowledge .............................. 1021, 1038
Activation by external request ................ 353
Activation by software.................... 498, 501
Address mode ......................................... 424
Address space ........................................... 53
Addressing modes..................................... 74
Advanced mode ........................................ 51
Arithmetic operations ......................... 62, 65
Asynchronous mode ............................... 894
Auto request mode.................................. 428
B
Basic timing............................................ 197
Bcc...................................................... 62, 70
Bit manipulation instructions.................... 68
Bit rate .................................................... 883
Block data transfer instructions ................ 72
Block transfer mode................ 371, 432, 496
Branch instructions ................................... 70
Break....................................................... 942
Buffer operation...................................... 752
Bulk-in transfer..................................... 1005
Bulk-out transfer................................... 1004
Burst mode.............................................. 380
REJ09B0467-0350 Rev. 3.50
Jul 07, 2010
Index
Burst Mode ............................................. 430
Burst ROM interface............................... 287
Bus arbitration......................................... 315
Bus controller (BSC)............................... 151
Bus release .............................................. 318
C
Cascaded connection............................... 839
Cascaded operation ................................. 756
Chain transfer.......................................... 497
Chain transfer when counter = 0 ............. 504
Clock Pulse Generator .......................... 1199
Clock synchronous
communication mode............................ 1131
Clocked synchronous mode .................... 912
CMI......................................................... 132
CMIA ...................................................... 840
CMIA0 .................................................... 133
CMIA1 .................................................... 133
CMIB ...................................................... 840
CMIB0 .................................................... 133
CMIB1 .................................................... 133
Communications Protocol..................... 1172
Compare match count mode ................... 839
Condition field .......................................... 72
Condition-code register (CCR) ................. 57
Control transfer ....................................... 998
CPU operating modes ............................... 49
Cycle steal mode ..................................... 429
D
Data direction register............................. 509
Data register............................................ 509
Data size and data alignment .................. 194
Data stage.............................................. 1000
Page 1385 of 1392