R4F24568NVFQV Renesas Electronics America, R4F24568NVFQV Datasheet - Page 26

• Manufacturer Part Number: R4F24568NVFQV
• Description: MCU 128KKB FLASH 48K 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2400r

Specifications of R4F24568NVFQV

• Core Processor: H8S/2600
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 96
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

17.4 Operation ......................................................................................................................... 1037
17.5 Interrupt Request.............................................................................................................. 1053
17.6 Bit Synchronous Circuit................................................................................................... 1054
17.7 Usage Notes ..................................................................................................................... 1055
Section 18 A/D Converter ...............................................................................1057
18.1 Features............................................................................................................................ 1057
18.2 Input/Output Pins............................................................................................................. 1060
18.3 Register Descriptions ....................................................................................................... 1062
18.4 Operation ......................................................................................................................... 1074
18.5 Interrupt Source ............................................................................................................... 1083
18.6 A/D Conversion Accuracy Definitions ............................................................................ 1084
18.7 Usage Notes ..................................................................................................................... 1086
Page xxvi of xxx
17.3.9 I
17.4.1 I
17.4.2 Master Transmit Operation................................................................................. 1038
17.4.3 Master Receive Operation .................................................................................. 1040
17.4.4 Slave Transmit Operation ................................................................................... 1043
17.4.5 Slave Receive Operation..................................................................................... 1046
17.4.6 Noise Canceler.................................................................................................... 1048
17.4.7 Example of Use................................................................................................... 1048
18.3.1 A/D Data Registers A to H (ADDRA to ADDRH) ............................................ 1063
18.3.2 A/D Control/Status Register for Unit 0 (ADCSR_0).......................................... 1065
18.3.3 A/D Control/Status Register for Unit 1 (ADCSR_1).......................................... 1067
18.3.4 A/D Control Register (ADCR_0) Unit 0 ............................................................ 1070
18.3.5 A/D Control Register (ADCR_1) Unit 1 ............................................................ 1072
18.4.1 Single Mode........................................................................................................ 1074
18.4.2 Scan Mode .......................................................................................................... 1076
18.4.3 Input Sampling and A/D Conversion Time ........................................................ 1080
18.4.4 External Trigger Input Timing............................................................................ 1082
18.7.1 Module Stop Function Setting ............................................................................ 1086
18.7.2 A/D Input Hold Function in Software Standby Mode ........................................ 1086
18.7.3 Restarting the A/D Converter ............................................................................. 1086
18.7.4 Permissible Signal Source Impedance ................................................................ 1087
18.7.5 Influences on Absolute Accuracy ....................................................................... 1087
18.7.6 Setting Range of Analog Power Supply and Other Pins..................................... 1088
18.7.7 Notes on Board Design ....................................................................................... 1088
18.7.8 Notes on Noise Countermeasures ....................................................................... 1089
18.7.9 Concurrent Operation of Two A/D Converters................................................... 1090
2
2
C Bus Shift Register (ICDRS).......................................................................... 1036
C Bus Format.................................................................................................... 1037