R4F24568NVFQV Renesas Electronics America, R4F24568NVFQV Datasheet - Page 958

MCU 128KKB FLASH 48K 144-LQFP

R4F24568NVFQV

Manufacturer Part Number
R4F24568NVFQV
Description
MCU 128KKB FLASH 48K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheets

Specifications of R4F24568NVFQV

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
32MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART, USB
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24568NVFQV
Manufacturer:
REA
Quantity:
15
Part Number:
R4F24568NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 15 Serial Communication Interface (SCI, IrDA)
The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag
generation timing is shown in figure 15.27.
Page 928 of 1392
TDRE
TEND
FER/ERS
I/O data
TXI
(TEND interrupt)
When GM = 1
When GM = 0
[Legend]
Ds:
D0 to D7:
Dp:
DE:
Note: etu (Elementary Time Unit): Time for transfer of 1 bit
Figure 15.27 TEND Flag Generation Timing in Transmission Operation
Ds
Transfer to TSR from TDR
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
Figure 15.26 Retransfer Operation in SCI Transmit Mode
Start bit
Data bits
Parity bit
Error signal
nth transfer frame
Ds
D0
D1
D2
[1]
[2]
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
D3
11.0 etu
Transfer to TSR from TDR
12.5 etu
D4
Retransferred frame
D5
D6
D7
H8S/2456, H8S/2456R, H8S/2454 Group
Dp
(DE)
[3]
[4]
Guard
REJ09B0467-0350 Rev. 3.50
time
DE
Ds D0 D1 D2 D3 D4
Transfer to TSR
Transfer
frame n+1
from TDR
Jul 07, 2010

Related parts for R4F24568NVFQV