NH82801GHM S L8YR Intel, NH82801GHM S L8YR Datasheet - Page 504

• Manufacturer Part Number: NH82801GHM S L8YR
• Manufacturer: Intel

Specifications of NH82801GHM S L8YR

• Lead Free Status / RoHS Status: Compliant

12.1.25
Note:
504
IDE_CONFIG—IDE I/O Configuration Register
(SATA–D31:F2)
Address Offset: 54h
Default Value:
This register is R/W to maintain software compatibility and enable parallel ATA
functionality when the PCI functions are combined. These bits have no effect on SATA
operation, unless otherwise noted.
31:24
23:20
19:18
Bit
5:4
3:2
1:0
Bit
Reserved
Scratchpad (SP2). Intel
SEC_SIG_MODE — R/W. These bits are used to control mode of the Secondary IDE
signal pins for mobile swap bay support.
If the SRS bit (Chipset Config Registers:Offset 3414h:bit 1) is 1, the reset states of bits
19:18 will be 01 (tri-state) instead of 00 (normal).
00 = Normal (Enabled)
01 = Tri-state (Disabled)
10 = Drive low (Disabled)
11 = Reserved
Primary Drive 1 Cycle Time (PCT1) — R/W. For Ultra ATA mode, the setting of these
bits determines the minimum write strobe cycle time (CT). The DMARDY#-to-STOP
(RP) time is also determined by the setting of these bits.
Reserved
Primary Drive 0 Cycle Time (PCT0) — R/W. For Ultra ATA mode, the setting of these
bits determines the minimum write strobe cycle time (CT). The DMARDY#-to-STOP
(RP) time is also determined by the setting of these bits.
PCB1 = 0 (33 MHz clk)
PCB1 = 0 (33 MHz clk)
00 = CT 4 clocks, RP 6
01 = CT 3 clocks, RP 5
10 = CT 2 clocks, RP 4
00 = CT 4 clocks, RP 6
01 = CT 3 clocks, RP 5
10 = CT 2 clocks, RP 4
11 = Reserved
11 = Reserved
00000000h
clocks
clocks
clocks
clocks
clocks
clocks
–
57h
®
ICH7 does not perform any actions on these bits.
SATA Controller Registers (D31:F2) (Desktop and Mobile Only)
PCB1 = 1 (66 MHz clk)
PCB1 = 1 (66 MHz clk)
01 = CT 3 clocks, RP 8
10 = CT 2 clocks, RP 8
01 = CT 3 clocks, RP 8
10 = CT 2 clocks, RP 8
00 = Reserved
11 = Reserved
00 = Reserved
11 = Reserved
Description
Description
clocks
clocks
clocks
clocks
Attribute:
Size:
Intel
01 = CT 3 clocks, RP 16
01 = CT 3 clocks, RP 16
R/W
32 bits
FAST_PCB1 = 1
FAST_PCB1 = 1
®
(133 MHz clk)
(133 MHz clk)
00 = Reserved
10 = Reserved
11 = Reserved
00 = Reserved
10 = Reserved
11 = Reserved
ICH7 Family Datasheet
clocks
clocks