pc87591l National Semiconductor Corporation, pc87591l Datasheet - Page 69

• Manufacturer Part Number: pc87591l
• Description: Lpc Mobile Embedded Controllers
• Manufacturer: National Semiconductor Corporation

Revision 1.07
4.0 Embedded Controller Modules
4.1
The BIU directly interfaces with a wide variety of devices, including ROM, SRAM and flash memory devices and I/O devices.
It interfaces via address, data and control buses without the need for external glue logic.
The BIU also defines the access time to the on-chip flash Main block to provide cycle-by-cycle compatibility between envi-
ronments; see Section 1.4 on page 29 and “Accessing Base Memory” on page 35. To optimize access time to the on-chip
Base Memory, the Base Memory is split into Fast and Slow Zones. These zones are associated with Zone 1 and Zone 2 of
the BIU, respectively. The SEL1 output signal of the PC87591x is the logical AND of the two SELi outputs of Zones 1 and 2.
4.1.1
4.1.2
Interface
The BIU interfaces between:
The BIU performs the following functions:
Each memory zone has a different address range and a set of parameters that define access to this zone. The set of pa-
rameters is software configurable.
Static Memory and I/O Support
The BIU accesses static memory devices (ROM, SRAM, flash and I/O devices) using static read and write bus cycles. The
BIU can be configured to extend the bus cycles with wait cycles.
The BIU supports burst read bus cycles if the accessed zone is configured as burstable. (A burst-read bus cycle is an ex-
tension of the basic-read bus cycle in which additional data is accessed. A burst access usually requires only one clock cycle
per additional data item. It may be extended by up to two clock cycles per additional data item.)
To support both I/O and static memory devices that require long hold times at the end of the access, the BIU can be config-
ured to add up to three T
clock cycle between two consecutive accesses to different zones.
Byte Access
The internal core bus is 16-bits wide and supports byte and word transactions.
The BIU issues the appropriate bus cycle to access the right bytes, according to the core bus transaction and the memory de-
vice bus width. Table 13 and Table 14 summarize the details:
Four address zones for static devices (SRAM, ROM, flash, I/O).
Basic bus cycle: two clock cycles.
Configurable fast read bus cycles with 1-cycle read duration.
Wait states: configurable between zero and seven clock cycles.
Hold cycles: configurable between zero and three clock cycles.
I/O expansion support.
Configurable burst on read.
Burst read: one clock cycle.
Configurable early write or late write.
Bus width: configurable per zone - 16-bit or 8-bit.
Internal core bus
External static memory
Off-chip I/O (memory-mapped) devices
Distinguishes between four static memory zones
Selects the relevant configured parameters of the accessed zone (e.g., the number of wait states)
Issues the appropriate bus cycle to access the zone
BUS INTERFACE UNIT (BIU)
Features
Functional Description
hold
clock cycles at the end of the bus cycle. In addition, the BIU can be configured to insert a T
69
www.national.com
idle