pc87591l National Semiconductor Corporation, pc87591l Datasheet - Page 128

• Manufacturer Part Number: pc87591l
• Description: Lpc Mobile Embedded Controllers
• Manufacturer: National Semiconductor Corporation

www.national.com
Embedded Controller Modules
After each of the next seven falling edges of the clock line, one more data bit (bits 1 through 7) is driven on the data line of
the active channel (either PSDAT1, PSDAT2, PSDAT3 or PSDAT4).
On the ninth falling edge of the clock, the parity bit is output. The parity bit is high (1) if the number of bits with a value of 1
in the transmitted data was even (i.e., odd parity).
The tenth falling edge causes a 1 to be output as a stop bit. The data signal remains high to allow the PS/2 device to send
the line control bit.
The auxiliary device then completes the transfer by sending the line-control bit. The line-control bit, is identified by the data
signal being low after the 11th falling edge of the clock.
End of Transmission
The End-Of-Transmission state is entered when the line-control bit is detected. In response, the shift mechanism holds all
clock signals low, and if the internal pull-up is enabled, all data signals are pulled high by the internal pull-up.
The End-Of-Transaction flag (EOT in PSTAT register) is set to indicate that the transmit operation was completed; in addi-
tion, if EOTIE bit in PSIEN register is set, the interrupt signal to the ICU is set high.
The shift mechanism stays at this state until being reset.
Figure 43 illustrates the transmit byte sequence, as defined by the PS/2 standard.
Transfer Abort
At each stage of a receive or transmit operation, the transaction can be aborted by clearing all four channel enable bits
(CLK4-1) in PS/2 Output Signal register (PSOSIG) to 0. This resets the shifter state machine and puts it in the Enabled In-
active state. If the shift mechanism is in Transmit Inactive or Transmit Idle state, WDAT4-1 bits should also be set.
4.6.5
For a summary of the abbreviations used for Register Type, see “Register Abbreviations and Access” on page 34.
PS/2 Interface Registers
CLK
DATA
Inhibit
I/O
Start Bit
Figure 43. PS/2 Transmit Data Byte Timing
CLK
1st
(Continued)
Bit 0
CLK
2nd
128
CLK
9th
Parity Bit
10th
CLK
Stop Bit
CLK
11th
Revision 1.07