pc87591l National Semiconductor Corporation, pc87591l Datasheet - Page 305

no-image

pc87591l

Manufacturer Part Number
pc87591l
Description
Lpc Mobile Embedded Controllers
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PC87591L
Manufacturer:
NS
Quantity:
5 510
Part Number:
PC87591L
Manufacturer:
MOT
Quantity:
5 510
Company:
Part Number:
pc87591l-VPC
Quantity:
18
Part Number:
pc87591l-VPCN01
Manufacturer:
NSC
Quantity:
5 510
Part Number:
pc87591l-VPCN01
Manufacturer:
NS/国半
Quantity:
20 000
Revision 1.07
Host Controller Interface Modules
Shared Memory Indirect Memory Data Register (SMIMD)
This register defines data bits 7-0 for a read or write transaction to the memory.
Location: Offset 04
Type: R/W
Shared Memory Host Control Register (SMHC)
This register controls the embedded flash operation modes for host-initiated transactions. The register is cleared (00
Host Domain Hardware reset.
Location: Offset 05
Type: R/W
Shared Memory Host Status Register (SMHST)
This register provides the embedded flash status for host initiated transactions. The register is cleared (00
main Hardware reset.
Location: Offset 06
Type: Varies per bit
Bit
Name
Bit
Name
Reset
Bit
Name
Reset
7-0
4-0
7-6
Bit
Bit
Bit
5
0
1
2
3
Reserved.
PMER (Page Erase). When the bit is set (1), a valid host write to the embedded flash erases the entire page
pointed to by the write address.
This bit can be altered only when HBUSY bit is cleared (0); otherwise results are undefined.
Reserved.
Indirect Memory Data 7-0.
R/W1C HEERR (Host Erase Error). The bit is set (1) when an error occurs during a host-initiated erase. The
R/W1C HPERR (Host Program Error). The bit is set (1) when an error occurs during a host-initiated program.
Type
RO
RO
bit is cleared by writing 1 to it.
This bit can be cleared only when HBUSY bit is cleared (0).
The bit is cleared by writing 1 to it.
This bit can be cleared only when HBUSY bit is cleared (0).
HBUSY (Host Busy). Read only. The bit is set (1) when the embedded flash is busy programing or
erasing the flash due to a host-initiated operation.
FMLFULL (Double Buffer Full). Read only. The bit is set (1) when the double buffer is full.
16
16
16
7
7
0
7
0
Reserved
Reserved
6
6
0
6
0
PMER
5
5
0
5
0
(Continued)
Indirect Memory Data 7-0
HDERR
Description
Description
305
4
4
0
4
0
Description
FMLFULL
3
3
0
3
0
Reserved
HBUSY
2
2
0
2
0
HPERR
1
1
0
1
0
16
) on Host Do-
www.national.com
HEERR
0
0
0
0
0
16
) on

Related parts for pc87591l