pc87591l National Semiconductor Corporation, pc87591l Datasheet - Page 274

• Manufacturer Part Number: pc87591l
• Description: Lpc Mobile Embedded Controllers
• Manufacturer: National Semiconductor Corporation

www.national.com
Embedded Controller Modules
Transaction Effect on the External Bus
The following core bus transactions are reflected on the external bus:
Pipe Status Signals (PFS and PLI)
The PFS indicates the completion of an instruction in the core. The Pipe Long Instruction (PLI) signal indicates the size of
the completed instruction, where 0 = word instruction and 1 = double-word instruction (see Figure 92). If an instruction flush-
es the pipeline, the fetch for the next instruction (BST=101) is issued during the cycle following the instruction’s PFS, or later.
4.20.7 On-Chip Hardware Breakpoint
The core provides two types of hardware breakpoints:
For a detailed description of the core breakpoint mechanism, refer to the CR16B User Manual.
Accesses to external zones of expansion memory, off-chip base memory and accesses that use the I/O Expansion
protocol are indicated by the active state of the SEL0, SEL1 and SELIO signals, respectively, and are described by
the address and data buses and the status signals, BST2-0.
Accesses to on-chip memories and peripheral modules can be observed using the “Core Bus Monitoring Bus Cycles”
(see “Core Bus Monitoring” on page 82). They accesses are indicated by an inactive state for the SEL0, SEL1 and/or
SELIO signals. They are described by addresses A0-19, the byte-enable BE0-1 signals, the CBRD signal and the
BST2-0 signals.
BE0 is high when a lower memory byte (a byte in an even address) is accessed. BE1 is high when a higher memory
byte (a byte in an odd address) is accessed.
CBRD is high when the transaction is a read operation and low when it is a write operation.
Address Match - Detection of a matched address for the current executed instruction (PC value)
Data Match - Detection of a read or write transaction for a matched memory location
CLK
PFS
PLI
Figure 92. Pipe Status Signal (PFS and PLI)
Instruction i
Completed
(Continued)
274
Instruction i+1
Completed
Revision 1.07