XW2Z-200J-B9 Omron, XW2Z-200J-B9 Datasheet - Page 409

no-image

XW2Z-200J-B9

Manufacturer Part Number
XW2Z-200J-B9
Description
CONNECTOR CABLE 2M
Manufacturer
Omron
Datasheet

Specifications of XW2Z-200J-B9

Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
XW2Z200JB9
Note The PLC memory addresses are listed in the diagram above, but it isn’t necessary to know the PLC
Note
382
I/O Memory
memory addresses when using Index Registers.
Since some operands are treated as word data and others are treated as bit data, the meaning of the
data in an Index Register will differ depending on the operand in which it is used.
1. Word Operands:
2. Bit Operands:
The Index Registers will be cleared in the following cases:
1. The operating mode is changed from PROGRAM mode to RUN/MONITOR mode or vice-versa.
2. The FQM1’s power supply is turned OFF and ON again.
Regular
data area
address
(1) Do not use Index Registers until a PLC memory address has been set in the register. The pointer
(2) In the FQM1, Index Registers are shared by all tasks, including interrupt tasks. The Index Registers
(3) There is a limited number of instructions that can directly manipulate Index Registers. See the table
MOVR(560)
MOV(021)
When the operand is treated as a word, the contents of the Index Register are used “as is” as the
PLC memory address of a word.
In this example MOVR(560) sets the PLC memory address of CIO 0000 in IR2 and the MOV(021)
instruction copies the contents of D00000 to CIO 0000.
MOVR(560)
SET
When the operand is treated as a bit, the leftmost 7 digits of the Index Register specify the word ad-
dress and the rightmost digit specifies the bit number. In this example, MOVR(560) sets the PLC
memory address of CIO 0000.13 (0C000D hex) in IR2. The SET instruction adds +5 from bit 13 to
this PLC memory address, so it turns ON bit CIO 0001.02.
operation will be unreliable if the registers are used without setting their values.
cannot be used independently in the tasks.
in B-15-3 Instructions Supporting Direct IR Addressing, below, for a list of these instructions. Use
these instructions to operate on the Index Registers as pointers. The Index Registers cannot be di-
rectly addressed in any other instructions, although they can usually be used for indirect addressing.
I/O memory
#0001
#0020
0000
D00000
000013
+5 , IR2
PLC memory
address
IR2
, IR2
,IR2
Pointer
MOVE TO REGISTER instruction
MOVR(560) 0002 IR0
Appendix B