TMP92xy26AXBG Toshiba, TMP92xy26AXBG Datasheet - Page 289

no-image

TMP92xy26AXBG

Manufacturer Part Number
TMP92xy26AXBG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy26AXBG

Package
FPGA228
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
144/288
Architecture
32-bit CISC
Usb/spi Channels
1/1
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
1
Adc 10-bit Channel
6
Da Converter
-
Timer 8-bit Channel
8
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
136
Power Supply Voltage(v)
3.0 to 3.6
3.12.4
Example: To generate an INTTA1 interrupt every 20 us at f
X: Don't Care, −: No change
Note: The input clocks for TMRA0 and TMRA1 are different from as follows.
TA01RUN
TA01MOD
TA1REG
INTETA1
TA01RUN
Operation in Each Mode
(1)
TMRA0: TA0IN input, φT1, φT4 or φT16.
TMRA1: Matches output of TMRA0, φT1, φT16, and φT256.
a. Generating interrupts at a fixed interval (Using TMRA1)
Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.
Select the input clock using Table 3.12.2.
8-bit timer mode
TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and
TA1REG register respectively. Then, enable the interrupt INTTA1 and start
TMRA1 counting.
← X
MSB
To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop
* Clock state
7
0
0
6
X
0
1
1
X
X
5
X
X
1
0
4
X
X
1
1
X
X
3
0
1
Clcok gear :
Prescaler of clock gear :1/2
2
1
1
1
92CF26A-287
X
1
0
0
1
LSB
X
0
1
SYS
Stop TMRA1 and clear it to 0.
Select 8-bit timer mode and select φT1 (0.16 μs at f
50 MHz) as the input clock.
Set TA1REG to 20 μs ÷ φT1 = 125(7DH)
Enable INTTA1 and set it to level 5.
Start TMRA1 counting.
= 50 MHz, set each register as follows;
1/1
TMP92CF26A
2009-06-25
SYS
=

Related parts for TMP92xy26AXBG