TMP92xy26AXBG Toshiba, TMP92xy26AXBG Datasheet - Page 252

no-image

TMP92xy26AXBG

Manufacturer Part Number
TMP92xy26AXBG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy26AXBG

Package
FPGA228
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
144/288
Architecture
32-bit CISC
Usb/spi Channels
1/1
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
1
Adc 10-bit Channel
6
Da Converter
-
Timer 8-bit Channel
8
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
136
Power Supply Voltage(v)
3.0 to 3.6
NDFMCR1
(08C2H)
(08C3H)
SEER<1:0>
Note: The <STATE3:0> value becomes effective after the calculation has started.
Note: The <SEER1:0> value becomes effective after the calculation has ended.
bit Symbol
Read/Write
Reset State
Function
bit Symbol
Read/Write
Reset State
Function
STATE<3:0>
using the NDFC, power consumption can be reduced by setting this bit to “0”.
bits). No other setting is required in the memory controller.
(a) <SYSCKE>
(b) <ECCS>
(c) <BUSW>
This bit is set to “0” for using Hamming codes and to “1” for using Reed-Solomon codes. It
is also necessary to set this bit for clearing ECC.
0100~1111
The <ECCS> bit is used to select whether to use Hamming codes or Reed-Solomon codes.
The <SYSCKE> bit is used for both Hamming and Reed-Solomon codes.
When using the NDFC, this bit must be set to “1” to enable the system clock. When not
The <BUSW> bit is used for both Hamming and Reed-Solomon codes.
This bit specifies the bus width of the NAND Flash to be accessed (“0” = 8 bits, “1” = 16
00
01
10
11
0000
0001
0010
0011
Table3.11.2 Reed-Solomon Calculation Result Status Table
Ready
interrupt
0: Disable
1: Enable
INTERDY
STATE3
15
1-address error
2-address error
3-address error
4-address error
7
0
0
Calculation ended 0 (No error)
Calculation ended 1(5 or more symbols in error; not correctable)
Calculation ended 2 (Error found)
Calculation in progress
Meaning
R/W
Reed-
Solomon
calculation
end
interrupt
0: Disable
1: Enable
STATE2
INTRSC
NAND Flash Control 1 Register
14
6
0
0
Status read (See the table below.)
92CF26A-250
STATE1
13
5
0
R
STATE0
Meaning
12
4
0
Undefined Undefined
SEER1
11
3
Data bus
width
0: 8-bit
1: 16-bit
SEER0
BUSW
10
2
0
ECC
calculation
0:Hamming
1: Reed-
Solomon
ECCS
R/W
1
9
0
TMP92CF26A
2009-06-25
Clock
control
0: Disable
1: Enable
SYSCKE
0
8
0

Related parts for TMP92xy26AXBG