CP80617004119AES LBU3 Intel, CP80617004119AES LBU3 Datasheet - Page 377
CP80617004119AES LBU3
Manufacturer Part Number
CP80617004119AES LBU3
Description
Manufacturer
Intel
Datasheet
1.CP80617004119AES_LBU3.pdf
(388 pages)
Specifications of CP80617004119AES LBU3
Lead Free Status / RoHS Status
Compliant
- Current page: 377 of 388
- Download datasheet (2Mb)
Processor Configuration Registers
1.20.24
Datasheet
IEDATA_REG - Invalidation Completion Event Data
B/D/F/Type:
Address Offset:
Default Value:
Access:
Size:
Register specifying the Invalidation Event interrupt message data. This register is
treated as RsvdZ by implementations reporting Queued Invalidation (QI) as not
supported in the Extended Capability register.
31:16
29:0
15:0
Bit
Bit
30
Access
Access
RO
RO
RO
RO
00000000h
Default
Value
0000h
0000h
Default
Value
0b
Extended Interrupt Message Data (EIMD)
This field is valid only for implementations supporting 32-bit
interrupt data fields.
Hardware implementations supporting only 16-bit interrupt
data treat this field as RsvdZ.
Interrupt Message Data (IMD)
Data value in the interrupt request.
Interrupt Pending (IP)
Hardware sets the IP field whenever it detects an interrupt
condition. Interrupt condition is defined as:
An Invalidation Wait Descriptor with Interrupt Flag (IF)
field Set completed, setting the IWC field in the
Invalidation Completion Status register.
If the IWC field in the Invalidation Completion Status
register was already Set at the time of setting this field, it
is not treated as a new interrupt condition.
The IP field is kept Set by hardware while the interrupt
message is held pending. The interrupt message could be
held pending due to interrupt mask (IM field) being Set, or
due to other transient hardware conditions. The IP field is
cleared by hardware as soon as the interrupt message
pending condition is serviced. This could be due to either:
Hardware issuing the interrupt message due to either
change in the transient hardware condition that caused
interrupt message to be held pending or due to software
clearing the IM field.
Software servicing the IWC field in the Invalidation
Completion Status register.
Reserved
0/2/0/GFXVTBAR
A4-A7h
00000000h
RO
32 bits
(Sheet 2 of 2)
Description
Description
377
Related parts for CP80617004119AES LBU3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation