TMP91xy25FG Toshiba, TMP91xy25FG Datasheet - Page 140

no-image

TMP91xy25FG

Manufacturer Part Number
TMP91xy25FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy25FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
Ramless
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
2
I2c/sio Bus Channels
-
(s)dram Controller
-
Adc 10-bit Channel
4
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
-
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
49
Power Supply Voltage(v)
3.0 to 3.6
(0201H)
SC0CR
Bit symbol
Read/Write
After reset
Function
Note: As all error flags are cleared after reading do not test only a single bit with a bit testing instruction.
Received
data bit8.
Undefined
RB8
7
R
Figure 3.9.9 Serial Control Register (SIO0, SC0CR)
Parity
0: Odd
1: Even
EVEN
6
0
R/W
Parity
addition.
0: Disable
1: Enable
PE
5
0
91C025-138
Overrun
OERR
R (Cleared to 0 when read.)
4
0
1: Error
PERR
Parity
3
0
I/O interface input clock selection
Edge selection for SCLK pin (I/O mode)
Framing error flag
Parity error flag
Overrun error flag
Framing
0
1
0
1
Parity addition enables
Even parity addition/check
Received data bit8
FERR
0
1
0
1
2
0
Baud rate generator
SCLK0 pin input
Transmits and receivers
data on rising edge of SCLK0.
Transmits and receivers
data on falling edge SCLK0.
Disabled
Enabled
Odd parity
Even parity
0: SCLK0
1: SCLK0
SCLKS
1
0
R/W
0: Baud
1: SCLK0
rate
generator
pin input
IOC
TMP91C025
0
0
2007-02-28
Cleared to 0
when read

Related parts for TMP91xy25FG