TMP91xy25FG Toshiba, TMP91xy25FG Datasheet - Page 139

no-image

TMP91xy25FG

Manufacturer Part Number
TMP91xy25FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP91xy25FG

Package
LQFP100
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
Ramless
Architecture
16-bit CISC
Usb/spi Channels
-
Uart/sio Channels
2
I2c/sio Bus Channels
-
(s)dram Controller
-
Adc 10-bit Channel
4
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
-
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
49
Power Supply Voltage(v)
3.0 to 3.6
SC1MOD0
(020AH)
Bit symbol
Read/Write
After reset
Function
Transfer
data bit8.
Figure 3.9.8 Serial Mode Control Register (SIO1, SC1MOD0)
TB8
7
0
Hand shake
0: CTS
1: CTS
disable
enable
CTSE
6
0
Receive
function.
0: Receive
1: Receive
disable
enable
RXE
5
91C025-137
0
Wakeup
function.
0: Disable
1: Enable
WU
4
0
R/W
Serial transmission
mode.
00: I/O interface mode
01: 7-bit UART mode
10: 8-bit UART mode
11: 9-bit UART mode
SM1
3
0
Serial transmission clock source (for UART)
Serial transmission mode
Wakeup function
Receiving function
Handshake function (
Transmission data bit8
00 Timer TMRA0 match detect signal
01 Baud rate generator
10 Internal clock f
11 External clock (SCLK1 input)
00
01
10
11
0
1
0
1
0
1
9-bit UART
Interrupt generated when
data is received
Interrupt generated only
when SC1CR<RB8> = 1
Receive disabled
Receive enabled
Disabled (Always transferable)
Enabled
I/O Interface Mode
UART mode
SM0
2
0
Serial transmission clock.
(UART)
00: TMRA0 trigger
01: Baud rate
10: Internal clock f
11: External clcok
SC1
SYS
generator
(SCLK1 input)
1
0
7-bit mode
8-bit mode
9-bit mode
CTS
pin) enables
TMP91C025
Other modes
2007-02-28
SC0
Don’t care
0
0
SYS

Related parts for TMP91xy25FG