MPC8544DS Freescale Semiconductor, MPC8544DS Datasheet - Page 468

• Manufacturer Part Number: MPC8544DS
• Description: BOARD DEVELOPMENT SYSTEM 8544
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8544DS

• Contents: Board
• Processor To Be Evaluated: MPC8544E
• Data Bus Width: 32 bit
• Interface Type: Ethernet, I2C
• Operating Supply Voltage: - 0.3 V to + 1.1 V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• For Use With/related Products: MPC8544
• For Use With: PPC8544EVTANG - EVAL MPC8544 783FCPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

I
11.4.1.5
The following sections give details of how aspects of the protocol are implemented in this I
11.4.1.5.1
The different conditions of the I
11.4.1.5.2
The I
of the I
The SDA output can only change at the midpoint of a low cycle of the SCL, unless it is performing a
START, STOP, or restart condition. Otherwise, the SDA output is held constant.
The SDA signal is pulled low when one or more of the following conditions are true in either master or
slave mode:
The SCL signal corresponds to the internal SCL signal when one or more of the following conditions are
true in either master or slave mode:
11-14
2
C Interfaces
•
•
•
•
•
•
•
2
C module contains logic that controls the output to the serial data (SDA) and serial clock (SCL) lines
2
START conditions are detected when an SDA fall occurs while SCL is high.
STOP conditions are detected when an SDA rise occurs while SCL is high.
Data transfers in progress are canceled when a STOP condition is detected or if there is a slave address
mismatch. Cancellation of data transactions resets the clock module.
The bus is detected to be busy upon the detection of a START condition, and idle upon the detection
of a STOP condition.
Master mode
— Data bit (transmit)
— Ack bit (receive)
— START condition
— STOP condition
— Restart condition
Slave mode
— Acknowledging address match
— Data bit (transmit)
— Ack bit (receive)
Master mode
— Bus owner
— Lost arbitration
— START condition
— STOP condition
— Restart condition begin
— Restart condition end
C. The SCL output is pulled low as determined by the internal clock generated in the clock module.
MPC8544E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Protocol Implementation Details
Transaction Monitoring—Implementation Details
Control Transfer—Implementation Details
2
C data transfers are monitored as follows:
Freescale Semiconductor
2
C module.