PSB21473FV13XT Infineon Technologies, PSB21473FV13XT Datasheet - Page 158

no-image

PSB21473FV13XT

Manufacturer Part Number
PSB21473FV13XT
Description
Manufacturer
Infineon Technologies
Datasheet

Specifications of PSB21473FV13XT

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
144
Lead Free Status / RoHS Status
Compliant
INCA-D
PSB 21473
Dedicated Pins
The Non-Maskable Interrupt Input NMI allows to trigger a high priority trap via an
external signal (eg. a power-fail signal). The NMI pin is sampled with every CPU clock
cycle to detect transitions.
The Oscillator Input XTAL1 and Output XTAL2 connect the internal Pierce oscillator
to the external crystal. An external clock signal may be fed to the input XTAL1, leaving
XTAL2 open.
The Universal Serial Bus (USB) interface consists of the two lines DMNS and DPLS.
Events inside the On Chip Debugging Interface (OCDS) can be triggered by BRKIN.
One of the possible actions after event detection is setting pin BRKOUT.
The Reset Input RSTIN allows to put the INCA-D into the well defined reset condition
either at power-up or external events like a hardware failure or manual reset. The input
voltage threshold of the RSTIN pin is raised compared to the standard pins in order to
minimize the noise sensitivity of the reset input.
The Reset Output RSTOUT provides a special reset signal for external circuitry.
RSTOUT is activated at the beginning of the reset sequence, triggered via RSTIN, a
watchdog timer overflow or by the SRST instruction. RSTOUT remains active (low) until
the EINIT instruction is executed. This allows to initialize the controller before the
external circuitry is activated.
The Power Supply pins provide the power supply for the digital logic of the INCA-D.
The respective VCC/VSS pairs should be decoupled as close to the pins as possible. For
best results it is recommended to implement two-level decoupling, eg. (the widely used)
100 nF in parallel with 30...40 pF capacitors which deliver the peak currents.
Note: All VDD pins and all VSS pins must be connected to the power supply and ground,
respectively.
Data Sheet
158
2003-03-31

Related parts for PSB21473FV13XT