MC68EN360CAI25L Freescale Semiconductor, MC68EN360CAI25L Datasheet - Page 539

IC MPU QUICC 25MHZ 240-FQFP

MC68EN360CAI25L

Manufacturer Part Number
MC68EN360CAI25L
Description
IC MPU QUICC 25MHZ 240-FQFP
Manufacturer
Freescale Semiconductor
Series
MC68000r

Specifications of MC68EN360CAI25L

Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
240-FQFP
Core Size
32 Bit
Cpu Speed
25MHz
Embedded Interface Type
SCP, TDM
Digital Ic Case Style
FQFP
No. Of Pins
240
Supply Voltage Range
4.75V To 5.25V
Rohs Compliant
Yes
Family Name
M68xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
25MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
FQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EN360CAI25L
Manufacturer:
APLHA
Quantity:
12 000
Part Number:
MC68EN360CAI25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EN360CAI25L
Manufacturer:
FREESCALE
Quantity:
20 000
BR—BCS Reset
TD—Transmit DLE
TR—Transparent Mode
B—BCS Enable
The following status bits are written by the CP after it has finished transmitting the associ-
ated data buffer.
UN—Underrun
CT—CTS Lost
Data Length
The BISYNC controller encountered a transmitter underrun condition while transmitting
the associated data buffer.
CTS was lost during message transmission.
The data length is the number of octets that the CP should transmit from this BD’s data
buffer. It is never modified by the CP. The data length should be greater than zero.
0 = The transmitter BCS accumulation is not reset.
1 = The transmitter BCS accumulation is reset (used for STX or SOH) before sending
0 = No automatic DLE transmission is to occur before the data buffer.
1 = The transmitter will transmit a DLE character before sending the data buffer, which
0 = The transmitter will enter (remain in) the normal mode after sending the data buffer.
1 = The transmitter enters or remains in transparent mode after sending the data buff-
0 = Buffer consists of characters to be excluded from the BCS accumulation.
1 = Buffer consists of characters to be included in the BCS accumulation.
However, the R-bit will be cleared if an error occurs during transmission, regard-
less of the CM bit.
the data buffer.
saves writing the first DLE to a separate data buffer when working in transparent
mode. See the TR bit for information on control characters.
In this mode, the transmitter will automatically insert SYNCs in an underrun condi-
tion.
er. In this mode, the transmitter automatically inserts DLE-SYNC pairs in the un-
derrun condition. Underrun occurs when the BISYNC controller finishes a buffer
with the L-bit set to zero and the next BD is not available. The transmitter also
checks all characters before sending them; if a DLE is detected, another DLE is
automatically sent. The user must insert a DLE or program the BISYNC controller
to insert it (using TD) before each control character required. The transmitter will
calculate the CRC16 BCS even if the BCS bit in the BISYNC mode register is pro-
grammed to LRC. The PTCRC should be initialized to CRC16 before setting this
bit.
Freescale Semiconductor, Inc.
For More Information On This Product,
MC68360 USER’S MANUAL
Go to: www.freescale.com
Serial Communication Controllers (SCCs)

Related parts for MC68EN360CAI25L