TMP92xy21FG Toshiba, TMP92xy21FG Datasheet - Page 473

no-image

TMP92xy21FG

Manufacturer Part Number
TMP92xy21FG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy21FG

Package
LQFP144
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
16
Architecture
32-bit CISC
Usb/spi Channels
-
Uart/sio Channels
2
I2c/sio Bus Channels
-
(s)dram Controller
1
Adc 10-bit Channel
4
Da Converter
-
Timer 8-bit Channel
4
Timer 16-bit Channel
1
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
82
Power Supply Voltage(v)
3.0 to 3.6
Note: The phase relation between X1 input signal and the other signals is undefined.
D0~D31
A0~A23
(2) Write cycle (0 waits)
SDCLK
SRWR
SRxxB
WRxx
WAIT
R/
CSn
RD
X1
W
The above timing chart is an example.
t
OSC
t
t
t
SAS
AW
CH
t
RDO
t
CYC
t
WK
92CH21-471
t
CL
t
t
t
SDS
SBW
SWP
t
TK
t
KT
Data output
t
t
WW
DW
t
t
SWR
t
SDH
t
WD
WA
TMP92CH21
2009-06-19

Related parts for TMP92xy21FG