IPR-XAUIPCS Altera, IPR-XAUIPCS Datasheet - Page 103
IPR-XAUIPCS
Manufacturer Part Number
IPR-XAUIPCS
Description
IP CORE Renewal Of IP-XAUIPCS
Manufacturer
Altera
Datasheet
1.IP-XAUIPCS.pdf
(120 pages)
Specifications of IPR-XAUIPCS
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Stratix IV GT, Stratix V
Features
10Gbase-R PHY IP Core, Xaui PHY IP Core, Memory-Mapped (Avalon-Mm) Interface
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 103 of 120
- Download datasheet (3Mb)
Figure 9–1. Transceiver Reconfiguration Controller for Use in a System that Implements Dynamic Reconfiguration
December 2010 Altera Corporation
Embedded
Controller
to
Transceiver Reconfiguration IP Cores
f
f
S
Avalon-MM
Mgmt
PHY
You can use the Altera Transceiver Reconfiguration Controller to dynamically
reconfigure the TX and RX analog settings in Stratix IV GX devices. This modules is
included in the Transceiver Toolkit, the XAUI PHY IP core, and the 10GBASE-R PHY
IP core.
Controller.
In Stratix IV devices, the PCI Express IP core uses a different reconfiguration IP core.
Refer to the “Transceiver Offset Cancellation” section in the
Guide
For information about dynamic reconfiguration feature in Stratix V devices, refer to
the
Handbook.
You can access the dynamic reconfiguration functionality using an embedded
processor to drive the Avalon-MM PHY management interface of the Transceiver
Toolkit, the XAUI PHY IP core or the 10GBASE-R PHY IP core as appropriate. The
Analog Control and Offset Cancellation modules translate device independent
commands received on their Avalon-MM slave interface to the Reconfiguration
Controller module which converts them into device dependent commands on the
dynamic reconfiguration interface.
You can change the following analog PMA settings:
■
■
■
M
Pre-emphasis
DC gain
Differential output voltage (V
Dynamic Reconfiguration in Stratix V Devices
for more information.
Figure 9–1
Device Independent Interfaces
S
S
Cancel-
Control
Analog
Offset
lation
shows the top-level modules of the Transceiver Reconfiguration
M
M
Controller
S
Reconfig
OD
9. Transceiver Reconfiguration
)
Device Dependent Interface
reconfig_fromgxb[16:0]
reconfig_togxb[3:0]
chapter of the Stratix V Device
Altera Transceiver PHY IP Core User Guide
PCI Express Compiler User
Stratix IV GX
Dynamic
Reconfiguration
Altera PHYs:
10GBase-R
XAUI
Controller
Related parts for IPR-XAUIPCS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-FFT
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: