tmp19a44fda TOSHIBA Semiconductor CORPORATION, tmp19a44fda Datasheet - Page 665

no-image

tmp19a44fda

Manufacturer Part Number
tmp19a44fda
Description
32bit Tx System Risc
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a44fdaXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG 040A
Manufacturer:
TOSHIBA
Quantity:
12 087
Part Number:
tmp19a44fdaXBG 041A
Manufacturer:
TOSHIBA
Quantity:
16 800
Part Number:
tmp19a44fdaXBG 7GR3
Manufacturer:
TOSHIBA
Quantity:
25 031
Part Number:
tmp19a44fdaXBG 7H36
Manufacturer:
SMD
Quantity:
3 200
Part Number:
tmp19a44fdaXBG7NG8
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG7PA2
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Electrical Characteristics
Parameter
SCL clock frequency
Hold time for START condition
SCL clock low width (Input) (Note 1)
SCL clock high width (Output) (Note 2) tHIGH
Setup time for a repeated START
condition
Data hold time (Input) (Note 3, 4)
Data setup time
Setup time for STOP condition
Bus free time between STOP and
START conditions
27.10 SBI Timing
Note 1:
Note 2:
Note 3:
Note 4: The Philips I
Note 5:
Notice: On I
400Khz. Internal SCL clock Frequency setting should be shown above Note1 & Note2.
300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, this
SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope
control of the falling edges; therefore, the equipment manufacturer should design so that the input
data hold time shown in the table is satisfied, including tr/tf of the SCL and SDA lines.
(1) I2C mode
SBI0CR.
In the table below, the letters x represent the fsys periods, respectively.
The output data hold time is equal to 12x
Software-dependent
n denotes the value of n programmed into the SCK (SCL output frequency select) field in the
2
SDA
SCL
C-bus specification, Maximum Speed of Standard Mode is 100KHz ,Fast mode is
SCL clock low width (output) is calculated with
SCL clock high width (output) is calculated with
S: START condition
Sr: Repeated START condition
P: STOP condition
2
C-bus specification states that a device must internally provide a hold time of at least
S
t
HD;STA
t
f
Symbol
tSCL
tHD:STA
tLOW
tSU;STA (Note 5)
tHD;DAT
tSU;DAT
tSU;STO
tBUF
t
LOW
t
SU;DAT
TMP19A44 (rev1.3) 27-25
Equation
Min
0
(Note 5)
t
SCL
t
r
t
HIGH
Max
t
HD;DAT
4.0
4.7
0.0
4.0
Standard mode
Min
0
4.0
4.7
250
4.7
: (2
(2
n-1
n-1
Max
100
+58)/(fsys/2)
+12)/(fsys/2)
t
SU;STA
Sr
Fast mode
Min
0
0.6
1.3
0.6
0.6
0.0
100
0.6
1.3
t
SU;STO
TMP19A44
Max
400
P
t
BUF
2010-04-01
Unit
kHz
μs
μs
μs
μs
μs
ns
μs
μs

Related parts for tmp19a44fda