tmp19a44fda TOSHIBA Semiconductor CORPORATION, tmp19a44fda Datasheet - Page 362

no-image

tmp19a44fda

Manufacturer Part Number
tmp19a44fda
Description
32bit Tx System Risc
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a44fdaXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG 040A
Manufacturer:
TOSHIBA
Quantity:
12 087
Part Number:
tmp19a44fdaXBG 041A
Manufacturer:
TOSHIBA
Quantity:
16 800
Part Number:
tmp19a44fdaXBG 7GR3
Manufacturer:
TOSHIBA
Quantity:
25 031
Part Number:
tmp19a44fdaXBG 7H36
Manufacturer:
SMD
Quantity:
3 200
Part Number:
tmp19a44fdaXBG7NG8
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG7PA2
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
14.2.6 Receive FIFO Buffer
14.2.7 Receive FIFO Operation
Serial Channel (SIO)
Receive buffer 2
Receive buffer 1
Receive interrupt
In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-
up function SC0MOD0 <WU> to "1." In this case, the interrupt INTRX0 will be generated only when
SC0CR <RB8> is set to "1."
In addition to the double buffer function already described, data may be stored using the receive FIFO
buffer. By setting <CNFG> of the SC0FCNF register and <FDPX1:0> of the SC0MOD1 register, the 4-
byte receive buffer can be enabled. Also, in the UART mode or I/O interface mode, data may be stored
up to a predefined fill level. When the receive FIFO buffer is to be used, be sure to enable the double
buffer function.
If data with parity bit is to be received in the UART mode, parity check must be performed each time a
data frame is received.
RX FIFO
I/O interface mode with SCLK output:
The following example describes the case a 4-byte data stream is received in the half duplex mode:
SC0RFC<1:0>=00: Sets the interrupt to be generated at fill level 4.I
SC0RFC<7:6>=01: Clears receive FIFO and sets the condition of interrupt generation.
n this condition, 4-byte data reception may be initiated by setting the half duplex transmission
mode and writing "1" to the RXE bit. After receiving 4 bytes, the RXE bit is automatically cleared
and the receive operation is stopped (SCLK is stopped).
SC0FCNF <4:0>=10111: Automatically inhibits continued reception after reaching the fill level.
RBFLL
RXE
Fig. 14-3 Receive FIFO Operation
1 byte
TMP19A44(rev1.3) 14-10
The number of bytes to be used in the receive FIFO is the same as the
interrupt generation fill level.
1 byte
2 byte
1 byte
3 byte
2 byte
1 byte
2 byte
3 byte
4 byte
3 byte
2 byte
1 byte
TMP19A44
4 byte
4 byte
3 byte
2 byte
1 byte
2010-04-01

Related parts for tmp19a44fda