tmp19a44fda TOSHIBA Semiconductor CORPORATION, tmp19a44fda Datasheet - Page 457

no-image

tmp19a44fda

Manufacturer Part Number
tmp19a44fda
Description
32bit Tx System Risc
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
tmp19a44fdaXBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG 040A
Manufacturer:
TOSHIBA
Quantity:
12 087
Part Number:
tmp19a44fdaXBG 041A
Manufacturer:
TOSHIBA
Quantity:
16 800
Part Number:
tmp19a44fdaXBG 7GR3
Manufacturer:
TOSHIBA
Quantity:
25 031
Part Number:
tmp19a44fdaXBG 7H36
Manufacturer:
SMD
Quantity:
3 200
Part Number:
tmp19a44fdaXBG7NG8
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
tmp19a44fdaXBG7PA2
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Serial Bus Interface (SBI)
INTS0 interrupt
(Note)
8-bit receive mode
Set the control register to the receive mode. Then writing "1" to SBICR1 <SIOS> enables
reception. Data is taken into the shift register from the SI pin, with the least-significant bit (LSB)
first, in synchronization with the serial clock. Once the shift register is loaded with the 8-bit data,
it transfers the received data to SBIDBR and the INTS0 (buffer-full) interrupt request is generated
to request reading the received data. The interrupt service program then reads the received data
from SBIDBR.
In the internal clock mode, the serial clock will be stopped and automatically be in the wait state
until the received data is read from SBIDBR.
In the external clock mode, shift operations are executed in synchronization with the external clock.
The maximum data transfer rate varies, depending on the maximum latency between generating the
interrupt request and reading the received data.
Reception can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTS0
interrupt service program. If <SIOS> is cleared, reception continues until all the bits of received
data are written to SBIDBR. The program checks SBISR <SIOF> to determine whether reception
has come to an end. <SIOF> is cleared to "0" at the end of reception. After confirming the
completion of the reception, last received data is read. If <SIOINH> is set to "1," the reception is
aborted immediately and <SIOF> is cleared to "0." (The received data becomes invalid, and there
is no need to read it out.)
SBICR1
SBICR1
Reg.
Fig. 16.19 Transmit Data Retention Time at the End of Transmission
SCK pin
SIOF
SO pin
The contents of SBIDBR will not be retained after the transfer mode is
changed. The ongoing reception must be completed by clearing <SIOS> to
"0" and the last received data must be read before the transfer mode is
changed.
← 0 1 1 1 0 X X X
← 1 0 1 1 0 0 0 0
← SBIDBR
7 6 5 4 3 2 1 0
bit 6
TMP19A44 (rev1.3) 16-33
Selects the receive mode.
Starts reception.
Reads the received data.
bit 7
t
SODH
= Min. 4/f
sys
/2 [s]
TMP19A44
2010-04-01

Related parts for tmp19a44fda