M-V850E-IA4 Renesas Electronics America, M-V850E-IA4 Datasheet - Page 664

• Manufacturer Part Number: M-V850E-IA4
• Description: KIT EVAL V850E IA4 UPD70F3186
• Manufacturer: Renesas Electronics America

Specifications of M-V850E-IA4

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16.5 Transfer Types
16.5.1 2-cycle transfer
(DMAC to destination).
second cycle, the destination address is output and writing is performed from the DMAC to the destination.
16.6 Transfer Target
16.6.1 Transfer type and transfer target
possible”, and the mark “×” means “transfer impossible”.
16.7 DMA Channel Priorities
higher priority DMA transfer request is acknowledged.
662
In 2-cycle transfer, data transfer is performed in two cycles, a read cycle (source to DMAC) and a write cycle
In the first cycle, the source address is output and reading is performed from the source to the DMAC. In the
Caution An idle cycle of 1 to 2 clocks is always inserted between a read cycle and a write cycle.
Table 16-2 lists the relationship between the transfer type and transfer target. The mark “√” means “transfer
Note If the transfer target is the on-chip peripheral I/O, only the single transfer mode can be used.
Cautions 1. The operation is not guaranteed for combinations of transfer destination and source marked
Remark
The DMA channel priorities are fixed as follows.
In the block transfer mode, the channel used for transfer is never switched.
In the single-step transfer mode, if a higher priority DMA transfer request is issued while the bus is released, the
DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3
On-chip
Internal RAM
Internal ROM
peripheral I/O
2. Addresses between 3FFF000H and 3FFFFFFH cannot be specified for the source and
If DMA transfer is executed to transfer data of an on-chip peripheral I/O register (as a transfer source or
destination), be sure to specify the same transfer size as the register size. For example, to execute
DMA transfer of an 8-bit register, be sure to specify byte (8-bit) transfer.
with “×” in Table 16-2.
destination address of DMA transfer. Be sure to specify an address between FFFF000H and
FFFFFFFH.
Table 16-2. Relationship Between Transfer Type and Transfer Target
Note
CHAPTER 16 DMA FUNCTIONS (DMA CONTROLLER)
Internal ROM
×
×
×
User’s Manual U16543EJ4V0UD
On-Chip Peripheral I/O
Destination
√
√
×
Note
Internal RAM
√
×
×