tmp19a61f10xbg TOSHIBA Semiconductor CORPORATION, tmp19a61f10xbg Datasheet - Page 570

no-image

tmp19a61f10xbg

Manufacturer Part Number
tmp19a61f10xbg
Description
32-bit Tx System Risc Tx19 Family
Manufacturer
TOSHIBA Semiconductor CORPORATION
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TMP19A61F10XBG
Manufacturer:
TOSHIBA
Quantity:
1 000
Part Number:
TMP19A61F10XBG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
24.11
SCL clock frequency
Hold time for START condition
SCL clock low width (Input) (Note 1)
SCL clock high width (Input) (Note 2)
Setup time for a repeated START
condition
Data hold time (Input) (Note 3, 4)
Data setup time
Setup time for STOP condition
Bus free time between STOP and
START conditions
Note 1)
Normal mode: 6usec@Typ(fsys=8MHZ, n=4)
Fast mode: 1.5usec@Typ(fsys=32MHZ, n=4)
Note 2)
Normal mode: 4usec@Typ(fsys=8MHZ, n=4)
Fast mode: 1usec@Typ(fsys=32MHZ, n=4)
Note 3) The output data hold time is equal to 12x
Note 4) The Philips I
300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, this SBI does not
satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling
edges; therefore, the equipment manufacturer should design it to satisfy the input data hold time shown in
the table, including tr/tf of the SCL and SDA lines.
Note 5) Software-dependent
Fast mode: fsys ≥ 20 MHz
Standard mode:fsys ≥ 4 MHz
SBI Timing
In the table below, the letters x and t represent the fsys periods and φT0 respectively.
n denotes the value of n programmed into the SCK (SCL output frequency select) field in the
SBI0CR1.
(1) I2C mode
SCL clock low width (output) is calculated with
SCL high width (output) is calculated with:
Parameter
SDA
SCL
S: START condition
Sr: Repeated START condition
P; STOP condition
2
C-bus specification states that a device must internally provide a hold time of at least
t
S
HD;STA
t
f
Symbol
t
t
t
t
t
t
t
t
t
SC
HD:STA
LOW
HIGH
SU;STA
HD;DAT
SU;DAT
SU;STO
BUF
t
LOW
t
SU;DAT
TMP19A61 (rev 1.0)-24-569
t
SCL
(Note 5)
(Note 5)
t
r
Min
Equation
0
t
HIGH
Max
(2
t
(n − 1)
HD;DAT
: (2
) T.
(n − 1)
f
SYS
Min
+4) T.
250
Standard mode
4.0
4.7
4.0
4.7
0.0
4.0
4.7
0
= 8 MHz n = 4
t
Max
SU;STA
100
Sr
f
SYS
Min
100
0.6
1.3
0.6
0.6
0.0
0.6
1.3
0
t
SU;STO
= 32 MHz n = 4
Fast mode
TMP19A61
P
Max
t
400
BUF
Unit
kHz
μ s
μ s
μ s
μ s
μ s
ns
μ s
μ s

Related parts for tmp19a61f10xbg