NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 787

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Serial Peripheral Interface (SPI)
20.3.15
20.3.16
Note:
Intel
®
ICH8 Family Datasheet
PREOP—Prefix Opcode Configuration Register
(
Memory Address:GLBAR + 94h
Default Value:
NOTE: This register is not writable when the SPI Configuration Lock-Down bit (GLBAR + 00h:15)
OPTYPE—Opcode Type Configuration Register
(
Memory Address:GLBAR + 96h
Default Value:
Entries in this register correspond to the entries in the Opcode Menu Configuration
register.
The definition below only provides write protection for opcodes that have addresses
associated with them. Therefore, any erase or write opcodes that do not use an address
should be avoided (for example, “Chip Erase” and “Auto-Address Increment Byte
Program”).
NOTE: This register is not writable when the SPI Configuration Lock-Down bit (GLBAR + 00h:15)
15:14
13:12
11:10
GbE LAN Memory Mapped Configuration Registers
GbE LAN Memory Mapped Configuration Registers
15:8
7:0
9:8
7:6
5:4
3:2
1:0
Bit
Bit
is set.
is set.
Prefix Opcode 1— R/WL. Software programs an SPI opcode into this field that is
permitted to run as the first command in an atomic cycle sequence.
Prefix Opcode 0 — R/W. Software programs an SPI opcode into this field that is
permitted to run as the first command in an atomic cycle sequence.
Opcode Type 7 — R/W. See the description for bits 1:0
Opcode Type 6 — R/W. See the description for bits 1:0
Opcode Type 5 — R/W. See the description for bits 1:0
Opcode Type 4 — R/W. See the description for bits 1:0
Opcode Type 3 — R/W. See the description for bits 1:0
Opcode Type 2 — R/W. See the description for bits 1:0
Opcode Type 1 — R/W. See the description for bits 1:0
Opcode Type 0 — R/W. This field specifies information about the corresponding
Opcode 0. This information allows the hardware to 1) know whether to use the address
field and 2) provide BIOS and Shared Flash protection capabilities. The encoding of the
two bits is:
00 = No address associated with this Opcode; Read cycle type
01 = No address associated with this Opcode; Write cycle type
10 = Address required; Read cycle type
11 = Address required; Write cycle type
0000h
0000h
Description
Description
Attribute:
Size:
Attribute:
Size:
R/WL
16 bits
R/W
16 bits
)
)
787

Related parts for NH82801HBM S LB9A