NH82801HBM S LB9A Intel, NH82801HBM S LB9A Datasheet - Page 737

no-image

NH82801HBM S LB9A

Manufacturer Part Number
NH82801HBM S LB9A
Description
CONTROLLER HUB, ICH8M, I/O, 82801HBM
Manufacturer
Intel
Datasheet

Specifications of NH82801HBM S LB9A

Power Dissipation Pd
2.4W
Digital Ic Case Style
BGA
No. Of Pins
676
Pci Bus Type
I/O Controller Hub
Pci Express Base Spec
PCIe 1.1
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PCI Express* Configuration Registers
18.1.62
18.1.63
Intel
®
ICH8 Family Datasheet
RES — Root Error Status Register
(PCI Express—D28:F0/F1/F2/F3/F4/F5)
Address Offset: 170h
Default Value:
RCTCL — Root Complex Topology Capability List Register
(PCI Express—D28:F0/F1/F2/F3/F4/F5)
Address Offset: 180
Default Value:
31:20
19:16
15:0
31:27
26:4
Bit
Bit
3
2
1
0
Advanced Error Interrupt Message Number (AEMN) — RO. There is only one error
interrupt allocated.
Reserved
Multiple ERR_FATAL/NONFATAL Received (MENR) — RO. For Intel
one error will be captured.
ERR_FATAL/NONFATAL Received (ENR) — R/WC.
0 = No error message received.
1 = Either a fatal or a non-fatal error message is received.
Multiple ERR_COR Received (MCR) — RO. For ICH8, only one error will be captured.
ERR_COR Received (CR) — R/WC.
0 = No error message received.
1 = A correctable error message is received.
Next Capability (NEXT) — RO. Indicates the next item in the list, in this case, end of
list.
Capability Version (CV) — RO. Indicates the version of the capability structure.
Capability ID (CID) — RO. Indicates this is a root complex topology capability.
00000000h
00010005h
183h
173h
Description
Description
Attribute:
Size:
Attribute:
Size:
R/WC, RO
32 bits
RO
32 bits
®
ICH8, only
737

Related parts for NH82801HBM S LB9A