EZ80F91MCU ZILOG [Zilog, Inc.], EZ80F91MCU Datasheet - Page 92

no-image

EZ80F91MCU

Manufacturer Part Number
EZ80F91MCU
Description
eZ80Acclaim-TM Flash Microcontrollers
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet
Chip Selects and Wait States
PS019209-0504
Memory and I/O Chip Selects
Memory Chip Select Operation
The eZ80F91 generates four Chip Selects for external devices. Each Chip Select
can be programmed to access either memory space or I/O space. The Memory
Chip Selects can be individually programmed on a 64 KB boundary. The I/O Chip
Selects can each choose a 256-byte section of I/O space. In addition, each Chip
Select can be programmed for up to 7 wait states.
Each of the Chip Selects can be enabled for either the memory address space or
the I/O address space, but not both. To select the memory address space for a
particular Chip Select, CSX_IO (CSx_CTL[4]) must be reset to 0. To select the I/O
address space for a particular Chip Select, CSX_IO must be set to 1. After
RESET, the default is for all Chip Selects to be configured for the memory address
space. For either the memory address space or the I/O address space, the indi-
vidual Chip Selects must be enabled by setting CSX_EN (CSx_CTL[3]) to 1.
Operation of each of the Memory Chip Selects is controlled by three control regis-
ters. To enable a particular Memory Chip Select, the following conditions must be
met:
If all of the foregoing conditions are met to generate a Memory Chip Select, then
the following actions occur:
The Chip Select is enabled by setting CSx_EN to 1
The Chip Select is configured for memory by clearing CSX_IO to 0
The address is in the associated Chip Select range:
CSx
On-chip Flash is not configured for the same address space, because on-chip
Flash is prioritized higher than all Memory Chip Selects
On-chip RAM is not configured for the same address space, because on-chip
RAM is prioritized higher than Flash and all Memory Chip Selects
No higher priority (lower number) Chip Select meets the above conditions
A memory access instruction must be executing
The appropriate Chip Select—CS0, CS1, CS2, or CS3—is asserted (driven
Low)
_LBR[7:0] ADDR[23:16]
P R E L I M I N A R Y
CSx
_UBR[7:0]
Chip Selects and Wait States
Product Specification
eZ80F91 MCU
73

Related parts for EZ80F91MCU