EZ80F91MCU ZILOG [Zilog, Inc.], EZ80F91MCU Datasheet - Page 276

no-image

EZ80F91MCU

Manufacturer Part Number
EZ80F91MCU
Description
eZ80Acclaim-TM Flash Microcontrollers
Manufacturer
ZILOG [Zilog, Inc.]
Datasheet
PS019209-0504
EMAC Transmit Pause Timer Value Register—Low and High Bytes
The Low and High bytes of the EMAC Transmit Pause Timer Value Register are
inserted into outgoing pause control frames. See Tables 143 and 144.
Table 143.
(EMAC_TPTV_L = 002Bh)
Table 144.
(EMAC_TPTV_H = 002Ch)
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Position
[7:0]
EMAC_TPTV_L
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Position
[7:0]
EMAC_TPTV_H
EMAC Transmit Pause Timer Value
EMAC Transmit Pause Timer Value
Value
00h–
FFh
Value
00h–
FFh
P R E L I M I N A R Y
R/W
R/W
Description
The 16-bit value, {EMAC_TPTV_H, EMAC_TPTV_L}, is
inserted into outgoing pause control frames as the pause
timer value upon asserting TPCF.
Description
The 16-bit value, {EMAC_TPTV_H, EMAC_TPTV_L}, is
inserted into outgoing pause control frames as the pause
timer value upon asserting TPCF.
7
0
7
0
R/W
R/W
6
0
6
0
R/W
R/W
5
0
5
0
R/W
R/W
Register
Register
4
0
4
0
Ethernet Media Access Controller
R/W
R/W
3
0
3
0
—Low Byte
—High Byte
Product Specification
R/W
R/W
2
0
2
0
eZ80F91 MCU
R/W
R/W
1
0
1
0
R/W
R/W
0
0
0
0
257

Related parts for EZ80F91MCU